勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

# **Dual Precision Retriggerable/Resettable Monostable Multivibrator**

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components,  $C_{\rm X}$  and  $R_{\rm X}$ .

Output Pulse Width  $T = R_X \cdot C_X$  (secs)

 $R_X = \Omega$ 

 $C_X = Farads$ 

- ≥ Unlimited Rise and Fall Time Allowed on the A Trigger Input
- $\geq \bullet$  Pulse Width Range = 10 µs to 10 s
- ≥• Latched Trigger Inputs
- ≥ Separate Latched Reset Inputs
- ≥• 3.0 Vdc to 18 Vdc Operational Limits
- ≥ Triggerable from Positive (A Input) or Negative–Going Edge (B–Input)
- ≥ Capable of Driving Two Low–power TTL Loads or One
  Low–power Schottky TTL Load Over the Rated Temperature Range
- ≥● Pin–for–pin Compatible with MC14528B and CD4528B (CD4098)
- ≥• Use the MC54/74HC4538A for Pulse Widths Less Than 10 µs with Supplies Up to 6 V.

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
$P_{D}$	Power Dissipation, per Package (Note 3.)	V CO 500	mW
T <sub>A</sub>	Operating Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
$T_L$	Lead Temperature (8–Second Soldering)	260	√°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- 3. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.





PDIP-16 P SUFFIX CASE 648

**MARKING** 



SOIC-16 D SUFFIX CASE 751B 14538B ○ AWLYWW 10000000



TSSOP-16 DT SUFFIX CASE 948F





SOIC-16 DW SUFFIX CASE 751G





SOEIAJ-16 F SUFFIX CASE 966

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MC14538BCP	PDIP-16	2000/Box
MC14538BD	SOIC-16	48/Rail
MC14538BDR2	SOIC-16	2500/Tape & Reel
MC14538BDT	TSSOP-16	96/Rail
MC14538BDTR2	TSSOP-16	2500/Tape & Reel
MC14538BDW	SOIC-16	47/Rail
MC14538BDWR2	SOIC-16	1000/Tape & Reel
MC14538BF	SOEIAJ-16	See Note 1.
MC14538BFEL	SOEIAJ-16	See Note 1.


 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.


WWW.100Y.COM. PIN ASSIGNMENT 16 V<sub>DD</sub> C<sub>X</sub>/R<sub>X</sub>A 2 15 | V<sub>SS</sub> RESET A [ 14 C<sub>X</sub>/R<sub>X</sub>B 13 RESET B 5 12 A<sub>B</sub> B<sub>A</sub> 6 11 📗 🖪  $Q_A$ 10 DQB Q<sub>A</sub> [ 7 9 🛮 🗖 V<sub>SS</sub> [

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM


#### **BLOCK DIAGRAM**





 $R_X$  AND  $C_X$  ARE EXTERNAL COMPONENTS. V<sub>DD</sub> = PIN 16 V<sub>SS</sub> = PIN 8, PIN 1, PIN 15

#### **ONE-SHOT SELECTION GUIDE**



#### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

CONT.	11.10	V <sub>DD</sub>	- 5!	5°C	WW	25°C	I'COL	125	i°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ <sup>(4.)</sup>	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V <sub>OL</sub>	5.0 10 15	$C_{\overline{M}',\underline{I}}^{C_{\overline{M}',\underline{I}}}$	0.05 0.05 0.05	- 1	0 0 0	0.05 0.05 0.05	ONE.T.	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$ "1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	17 <u>E</u> N	4.95 9.95 14.95	5.0 10 15	10 <del>0</del> 7.	4.95 9.95 14.95	TV <u>T</u>	Vdc
Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	V <sub>I</sub> L	5.0 10 15	00 <del>¥</del> .C	1.5 3.0 4.0	N _ N_	2.25 4.50 6.75	1.5 3.0 4.0	V.€0	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	° €0』	3.5 7.0 11	2.75 5.50 8.25	MAN'I	3.5 7.0 11	COM:	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) Source (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	I <sub>OH</sub>	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	00 <u>√</u> CO	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	ALM ALM ALM	- 1.7 - 0.36 - 0.9 - 2.4	1.CON 17. <del>C</del> ON 10. <del>C</del> ON	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	1.7 <del>0</del> 01	0.51 1.3 3.4	0.88 2.25 8.8	_ \ _ \ _ \	0.36 0.9 2.4	10 <u>07</u> (.	mAdc
Input Current, Pin 2 or 14	l <sub>in</sub>	15	- W	±0.05	√ <del>.C</del> 0	±0.00001	±0.05	WAIN	±0.5	μAdc
nput Current, Other Inputs	l <sub>in</sub>	15		±0.1	0 ≥ <u>−</u> C(	±0.00001	±0.1	TW'	±1.0	μAdc
Input Capacitance, Pin 2 or 14	C <sub>in</sub>			1. W.	00 =.	25	<u> </u>	_	1/10	pF
Input Capacitance, Other Inputs (V <sub>in</sub> = 0)	C <sub>in</sub>	TW	- 1		1001	5.0	7.5		NW.1	pF
Quiescent Current (Per Package) $Q = Low, \overline{Q} = High$	l <sub>DD</sub>	5.0 10 15	_ 	5.0 10 20	M: <del>T</del> 00.	0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Quiescent Current, Active State (Both) (Per Package) Q = High, Q = Low	I <sub>DD</sub>	5.0 10 15	N I	2.0 2.0 2.0	$\sqrt{\Delta}$ $\gamma_i$	0.04 0.08 0.13	0.20 0.45 0.70	_   _	2.0 2.0 2.0	mAdc
Total Supply Current at an external oad capacitance (C <sub>L</sub> ) and at external timing network (R <sub>X</sub> , C <sub>X</sub> ) (5.)	M:100X	5.0		$I_T = (8.0)$ $I_T = (1.25)$ where:	x 10 <sup>-2</sup> ) R 5 x 10 <sup>-1</sup> ) I I <sub>T</sub> in μA (c C <sub>X</sub> in μF,	$_{\chi}C_{\chi}f + 4C_{\chi}f +$ $_{\chi}C_{\chi}f + 9C_{\chi}f +$ $_{\chi}C_{\chi}f + 12C_{\chi}f + 12C_{\chi}f +$ $_{\chi}C_{\chi}f + 12C_{\chi}f + 12C_{\chi$	+ 2 x 10 <sup>-(</sup> xf + 3 x 10 ble switch in k ohms	<sup>5</sup> C <sub>L</sub> f 0 <sup>-5</sup> C <sub>L</sub> f ning only),	M,	μAdc

<sup>4.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. V.100Y.COM.T

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<sup>5.</sup> The formulas given are for the typical characteristics only at 25°C.

## VWW.100Y.COM.TW SWITCHING CHARACTERISTICS (6.) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

COM. TO MAN. TO CO.	TW	$V_{DD}$	All Types			
Characteristic	Symbol	Vdc	Min	Typ <sup>(7.)</sup>	Max	Unit
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) \text{ C}_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$	ON tTLH	5.0 10 15	44.100 44.100	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.35 \text{ ns/pF}) \text{ C}_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$	t <sub>THL</sub> T	5.0 10 15	MANN NAMN	100 50 40	200 100 80	ns
Propagation Delay Time  A or B to Q or $\overline{Q}$ $t_{PLH}$ , $t_{PHL}$ = (0.90 ns/pF) $C_L$ + 255 ns $t_{PLH}$ , $t_{PHL}$ = (0.36 ns/pF) $C_L$ + 132 ns $t_{PLH}$ , $t_{PHL}$ = (0.26 ns/pF) $C_L$ + 87 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- 41 ZMM MML	300 150 100	600 300 220	ns
Reset to Q or $\overline{Q}$ $t_{PLH}$ , $t_{PHL}$ = (0.90 ns/pF) $C_L$ + 205 ns $t_{PLH}$ , $t_{PHL}$ = (0.36 ns/pF) $C_L$ + 107 ns $t_{PLH}$ , $t_{PHL}$ = (0.26 ns/pF) $C_L$ + 82 ns	A.100X.C	5.0 10 15	= 1	250 125 95	500 250 190	ns
Input Rise and Fall Times Reset	t <sub>r</sub> , t <sub>f</sub>	5 10 15	N <u>-</u>	MAN.	15 5 4	μs
B Input	WWW.100	5 10 15	[.T. <del>]</del>	300 1.2 0.4	1.0 0.1 0.05	ms
A Input	WWW.I	5 10 15	V.TW	No Limit	WW.100	V.CO
nput Pulse Width A, B, or Reset	t <sub>WH</sub> ,	5.0 10 15	170 90 80	85 45 40	NAMIN'T	ns
Retrigger Time	t <sub>rr</sub>	5.0 10 15	0 0 0		AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	ns
Dutput Pulse Width — Q or $\overline{Q}$ Refer to Figures 8 and 9 $C_X$ = 0.002 μF, $R_X$ = 100 kΩ	TW	5.0 10 15	198 200 202	210 212 214	230 232 234	με
$C_X = 0.1 \mu F$ , $R_X = 100 \text{ k}\Omega$	LTW M.TW	5.0 10 15	9.3 9.4 9.5	9.86 10 10.14	10.5 10.6 10.7	ms
$C_X = 10 \mu F$ , $R_X = 100 k\Omega$	OM.TW	5.0 10 15	0.91 0.92 0.93	0.965 0.98 0.99	1.03 1.04 1.06	S
Pulse Width Match between circuits in the same package. $C_X = 0.1 \ \mu F, R_X = 100 \ k\Omega$	100 [(T <sub>1</sub> - T <sub>2</sub> )/T <sub>1</sub> ]	5.0 10 15	W <u>w</u> .10	± 1.0 ± 1.0 ± 1.0	± 5.0 ± 5.0 ± 5.0	%

<sup>6.</sup> The formulas given are for the typical characteristics only at 25°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<sup>7.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

#### **OPERATING CONDITIONS**

		_ // // '		kΩ
-1111	0	$CO_{\overline{M}_{1}}$	No Limit (9.)	μF
		- 1001		— 0 — No Limit <sup>(9.)</sup>

- 8. The maximum usable resistance  $R_X$  is a function of the leakage of the capacitor  $C_X$ , leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for  $R_X > 1$  M $\Omega$ .
- 9. If  $C_X > 15 \mu F$ , use discharge protection diode per Fig. 11.




Figure 1. Logic Diagram (1/2 of Devlce Shown)





Figure 2. Power Dissipation Test Circuit and Waveforms



#### **INPUT CONNECTIONS**

Characteristics	Reset	Α	В
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>TLH</sub> , t <sub>THL</sub> , T, t <sub>WH</sub> , t <sub>WL</sub>	V <sub>DD</sub>	PG1	V <sub>DD</sub>
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>TLH</sub> , t <sub>THL</sub> , T, t <sub>WH</sub> , t <sub>WL</sub>	V <sub>DD</sub>	V <sub>SS</sub>	PG2
$t_{\text{PLH}(R)}, t_{\text{PHL}(R)}, \\ t_{\text{WH}}, t_{\text{WL}}$	PG3	PG1	PG2

\*Includes capacitance of probes, wiring, and fixture parasitic.

NOTE: Switching test waveforms for PG1, PG2, PG3 are shown In Figure 4.

PG1 = \_\_\_\_\_ PG2 = \_\_\_\_ PG3 =

Figure 3. Switching Test Circuit




Figure 4. Switching Test Waveforms




Figure 5. Typical Normalized Distribution of Units for Output Pulse Width




Figure 6. Typical Pulse Width Variation as a Function of Supply Voltage V<sub>DD</sub>

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 7. Typical Total Supply Current versus Output Duty Cycle

#### **FUNCTION TABLE**

Inputs		Out	puts
A	B	Q	Q
J-100	H	77	T
ALT.	V.E	The	T
	4CO	Not Tr	iggered
H		Not Tr	iggered
L, H, <b>\</b>	H.	Not Tr	iggered
L	L, H, -∕⁻	Not Tr	iggered
Χ	X	101L	Н
X	X	Not Tr	iggered
	A	A B	A         B         Q           ✓         H         ✓           L         ✓         ✓           ✓         L         Not Tr           H         ✓         Not Tr           L         H         Not Tr           L         H         Not Tr           X         X         L




Figure 8. Typical Error of Pulse Width **Equation versus Temperature** WWW.100Y.COM

WWW.100Y.COM

WWW.100Y.COM.TV

WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW




Figure 10. Timing Operation

#### TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor CX completely charged to V<sub>DD</sub>. When the trigger input A goes from V<sub>SS</sub> to V<sub>DD</sub> (while inputs B and Reset are held to V<sub>DD</sub>) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 ①. At the same time the output latch is set. With transistor N1 on, the capacitor C<sub>X</sub> rapidly discharges toward V<sub>SS</sub> until V<sub>ref1</sub> is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C<sub>X</sub> begins to charge through the timing resistor, R<sub>X</sub>, toward  $V_{DD}$ . When the voltage across  $C_X$  equals  $V_{ref\,2}$ , comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 ②. This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state,  $C_X$  is fully charged to  $V_{DD}$  causing the current through resistor  $R_X$  to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C<sub>X</sub>, R<sub>X</sub>, or the duty cycle of the input waveform.

#### RETRIGGER OPERATION

The MC14538B is retriggered if a valid trigger occurs ③ followed by another valid trigger @ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V<sub>ref 1</sub>, but has not yet reached V<sub>ref 2</sub>, will cause an increase in output pulse width T. When a valid retrigger is initiated 4, the voltage at  $C_X/R_X$  will again drop to  $V_{ref 1}$  before progressing along the RC charging curve toward V<sub>DD</sub>. The Q output will remain high until time T, after the last valid retrigger.

料 886-3-5753170

#### **RESET OPERATION**

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on Reset sets the reset latch and causes the capacitor to be fast charged to V<sub>DD</sub> by turning on transistor P1 ⑤. When the voltage on the capacitor reaches V<sub>ref 2</sub>, the reset latch will clear, and will then be ready to accept another pulse. It the Reset input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Reset input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

#### POWER-DOWN CONSIDERATIONS

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from  $V_{DD}$  through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the  $V_{DD}$  supply must not be faster than  $(V_{DD})$ . (C)/(10 mA). For example, if  $V_{DD}=10\ V$  and  $C_X=10\ \mu\text{F}$ , the  $V_{DD}$  supply should discharge no faster than (10 V) x (10  $\mu\text{F})/(10\ m\text{A})=10\ m\text{s}$ . This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of  $V_{DD}$  to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode,  $D_X$ , connected as shown in Fig. 11.




Figure 11. Use of a Diode to Limit Power Down Current Surge

#### **TYPICAL APPLICATIONS**




Figure 12. Retriggerable Monostables Circuitry




Figure 13. Non-Retriggerable Monostables Circuitry




Figure 14. Connection of Unused Sections


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **PACKAGE DIMENSIONS**

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw





#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  ROUNDED CORNERS OPTIONAL.
- 5.

1	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
C	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J** 







#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOTAL STATE TO THE STATE OF THE STATE OF
- PER SIDE.
- PEH SIDE.


  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT WW.100Y.COM MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

#### **PACKAGE DIMENSIONS**


**DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751G-03 **ISSUE B** 

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 SOIC-16 Http://www. 100y. com. tw



### TSSOP-16 **DT SUFFIX** PLASTIC TSSOP PACKAGE

CASE 948F-01 **ISSUE O** 



- 1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INLCUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- PROTRUSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS
  OF THE B DIMENSION AT MAXIMUM MATERIAL

_17		
	MILLIN	IETERS
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
В	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
е	1.27	BSC
Н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14-3M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH.
  PROTRUSIONS OR GATE BURRS. MOLD FLASH
  OR GATE BURRS SHALL NOT EXCEED 0.15
  (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
  0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
- PHOI HUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM
  MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
  DEFERENCE ONLY.
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	- 1				
46	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252	BSC	
M	0°	8°	0°	8°	


#### **PACKAGE DIMENSIONS**

胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736

#### SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE O**



#### NOTES

WWW.100Y.COM

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
- PER SIDE.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05	MA	0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27	1.27 BSC 0.050 BS		BSC	
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10°	
Q <sub>1</sub>	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ECLinPS, ECLinPS Lite and ECLinPS Plus are trademarks of Semiconductor Components Industries, LLC.

WWW.100Y.COM.

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.