High Speed Dual MOSFET Drivers

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The MC34151/MC33151 are dual inverting high speed drivers specifically designed for applications that require low current digital circuitry to drive large capacitive loads with high slew rates. These devices feature low input current making them CMOS and LSTTL logic compatible, input hysteresis for fast output switching that is independent of input transition time, and two high current totem pole outputs ideally suited for driving power MOSFETs. Also included is an undervoltage lockout with hysteresis to prevent erratic system operation at low supply voltages.

Typical applications include switching power supplies, dc to dc converters, capacitor charge pump voltage doublers/inverters, and motor controllers.

These devices are available in dual-in-line and surface mount packages.

Features

- Pb-Free Packages are Available
- Two Independent Channels with 1.5 A Totem Pole Output
- Output Rise and Fall Times of 15 ns with 1000 pF Load
- CMOS/LSTTL Compatible Inputs with Hysteresis
- Undervoltage Lockout with Hysteresis
- Low Standby Current
- Efficient High Frequency Operation
- Enhanced System Performance with Common Switching Regulator Control ICs
- Pin Out Equivalent to DS0026 and MMH0026







Figure 1. Representative Block Diagram




http://onsemi.com



= Wafer Lot WL L = Year WW. W = Work Week





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

WW.100Y.L MC34151, MC33151

WWW.100Y.COM.TW MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	20	V
Logic Inputs (Note 1)	V _{in}	-0.3 to V _{CC}	V
Drive Outputs (Note 2) Totem Pole Sink or Source Current Diode Clamp Current (Drive Output to V _{CC})	I _O I _{O(clamp)}	1.5 1.0	A
Power Dissipation and Thermal Characteristics D Suffix SOIC–8 Package Case 751 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction–to–Air P Suffix 8–Pin Package Case 626 Maximum Power Dissipation @ $T_A = 50^{\circ}C$ Thermal Resistance, Junction–to–Air	Ρ _D R _{θJA} P _D R _{θJA}	0.56 180 1.0 100	W °C/W W °C/W
Operating Junction Temperature	TJ	+150	0°C
Operating Ambient Temperature MC34151 MC33151 MC33151V	T _A	0 to +70 -40 to +85 -40 to +125	°C .C.
Storage Temperature Range	T _{stg}	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 12 V$, for typical values $T_A = 25^{\circ}C$, for min/max values T_A is the only operating ambient temperature range that applies [Note 3], unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
LOGIC INPUTS	WW.IU CO	W.		-	WW
Input Threshold Voltage – Output Transition High to Low State Output Transition Low to High State	V _{IH} V _{IL}	- 0.8	1.75 1.58	2.6 -	V
Input Current – High State (V _{IH} = 2.6 V) – Low State (V _{IL} = 0.8 V)	WWW. III	<u>102</u> 0.	200 20	500 100	μΑ
DRIVE OUTPUT	WWW 100Y		WTN		N
Output Voltage – Low State $(I_{Sink} = 10 \text{ mA})$ $(I_{Sink} = 50 \text{ mA})$ $(I_{Sink} = 400 \text{ mA})$ – High State $(I_{Source} = 10 \text{ mA})$ $(I_{Source} = 50 \text{ mA})$ $(I_{Source} = 400 \text{ mA})$	V _{OL} V _{OH}	- - 10.5 10.4 9.5	0.8 1.1 1.7 11.2 11.1 10.9	1.2 1.5 2.5 - -	V
Output Pulldown Resistor	R _{PD}	10ax.	100	1.1.1	kΩ
SWITCHING CHARACTERISTICS (T _A = 25°C)	MM.	11001		NT.N	
Propagation Delay (10% Input to 10% Output, C _L = 1.0 nF) Logic Input to Drive Output Rise Logic Input to Drive Output Fall	^t PLH(in/out) ^t PHL(in/out)	N. <u>1</u> 00	35 36	100 100	√ ns
Drive Output Rise Time (10% to 90%) $C_L = 1.0 \text{ nF}$ $C_L = 2.5 \text{ nF}$	rw ^t rw		14 31	30	ns
Drive Output Fall Time (90% to 10%) $C_L = 1.0 \text{ nF}$ $C_L = 2.5 \text{ nF}$	TN t _f N	<u>- 1</u> N	16 32	30 -	ns
TOTAL DEVICE	N.T.Y				
Power Supply Current Standby (Logic Inputs Grounded) Operating ($C_L = 1.0 \text{ nF}$ Drive Outputs 1 and 2, f = 100 kHz)	M. T. N. Icc		6.0 10.5	10 15	mA
Operating Voltage	V _{CC}	6.5	-	18	V

+85°C for MC33151

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 2. Switching Characteristics Test Circuit








Figure 6. Drive Output Low-to-High Propagation Delay versus Logic Overdrive Voltage

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 3. Switching Waveform Definitions




Figure 5. Logic Input Threshold Voltage versus Temperature





Figure 7. Drive Output High-to-Low Propagation Delay versus Logic Input Overdrive Voltage











Figure 9. Drive Output Clamp Voltage versus Clamp Current











勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw








Figure 12. Drive Output Rise Time

http://onsemi.com




Figure 16. Supply Current versus Input Frequency

Figure 17. Supply Current versus Supply Voltage

Description

The MC34151 is a dual inverting high speed driver specifically designed to interface low current digital circuitry with power MOSFETs. This device is constructed with Schottky clamped Bipolar Analog technology which offers a high degree of performance and ruggedness in hostile industrial environments.

Input Stage

The Logic Inputs have 170 mV of hysteresis with the input threshold centered at 1.67 V. The input thresholds are insensitive to V_{CC} making this device directly compatible with CMOS and LSTTL logic families over its entire operating voltage range. Input hysteresis provides fast output switching that is independent of the input signal transition time, preventing output oscillations as the input thresholds are crossed. The inputs are designed to accept a signal amplitude ranging from ground to V_{CC} . This allows the output of one channel to directly drive the input of a second channel for master–slave operation. Each input will cause the associated Drive Output to be in a known high state.

Output Stage

APPLICATIONS INFORMATION

Each totem pole Drive Output is capable of sourcing and sinking up to 1.5 A with a typical 'on' resistance of 2.4 Ω at 1.0 A. The low 'on' resistance allows high output currents to be attained at a lower V_{CC} than with comparative CMOS drivers. Each output has a 100 k Ω pulldown resistor to keep the MOSFET gate low when V_{CC} is less than 1.4 V. No over current or thermal protection has been designed into the device, so output shorting to V_{CC} or ground must be avoided.

Parasitic inductance in series with the load will cause the driver outputs to ring above V_{CC} during the turn-on transition, and below ground during the turn-off transition. With CMOS drivers, this mode of operation can cause a destructive output latchup condition. The MC34151 is immune to output latchup. The Drive Outputs contain an internal diode to V_{CC} for clamping positive voltage transients. When operating with V_{CC} at 18 V, proper power supply bypassing must be observed to prevent the output ringing from exceeding the maximum 20 V device rating. Negative output transients are clamped by the internal NPN pullup transistor. Since full supply voltage is applied across

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw the NPN pullup during the negative output transient, power dissipation at high frequencies can become excessive. Figures 20, 21, and 22 show a method of using external Schottky diode clamps to reduce driver power dissipation.

Undervoltage Lockout

An undervoltage lockout with hysteresis prevents erratic system operation at low supply voltages. The UVLO forces the Drive Outputs into a low state as V_{CC} rises from 1.4 V to the 5.8 V upper threshold. The lower UVLO threshold is 5.3 V, yielding about 500 mV of hysteresis.

Power Dissipation

Circuit performance and long term reliability are enhanced with reduced die temperature. Die temperature increase is directly related to the power that the integrated circuit must dissipate and the total thermal resistance from the junction to ambient. The formula for calculating the junction temperature with the package in free air is:

where:

 T_J = Junction Temperature T_A = Ambient Temperature

 $P_D =$ Power Dissipation

 $T_J = T_A + P_D (R_{\theta JA})$

 $R_{\theta JA}$ = Thermal Resistance Junction to Ambient

There are three basic components that make up total power to be dissipated when driving a capacitive load with respect to ground. They are:

where:

 $\begin{array}{ll} P_{D\,=} & P_Q + P_C + P_T \\ P_Q = & Quiescent \ Power \ Dissipation \end{array}$

 $P_C = Capacitive Load Power Dissipation$

 P_{T} = Transition Power Dissipation

The quiescent power supply current depends on the supply voltage and duty cycle as shown in Figure 17. The device's quiescent power dissipation is:

$$P_{Q} = V_{CC} \quad \left(I_{CCL} (1-D) + I_{CCH} (D) \right)$$

where:

I_{CCL} = Supply Current with Low State Drive Outputs

- I_{CCH} = Supply Current with High State Drive Outputs
 - D = Output Duty Cycle

The capacitive load power dissipation is directly related to the load capacitance value, frequency, and Drive Output voltage swing. The capacitive load power dissipation per driver is:

 $\begin{array}{rcl} P_{C} = & V_{CC} \left(V_{OH} - V_{OL} \right) C_{L} \ f \\ \\ where: & V_{OH} = & High \ State \ Drive \ Output \ Voltage \\ & V_{OL} = & Low \ State \ Drive \ Output \ Voltage \\ & C_{L} = & Load \ Capacitance \\ & f = & frequency \end{array}$

When driving a MOSFET, the calculation of capacitive load power P_C is somewhat complicated by the changing gate to source capacitance C_{GS} as the device switches. To aid in this calculation, power MOSFET manufacturers provide gate charge information on their data sheets. Figure 18 shows a curve of gate voltage versus gate charge for the ON Semiconductor MTM15N50. Note that there are three distinct slopes to the curve representing different input capacitance values. To completely switch the MOSFET 'on', the gate must be brought to 10 V with respect to the source. The graph shows that a gate charge Q_g of 110 nC is required when operating the MOSFET with a drain to source voltage V_{DS} of 400 V.




Figure 18. Gate–To–Source Voltage versus Gate Charge

The capacitive load power dissipation is directly related to the required gate charge, and operating frequency. The capacitive load power dissipation per driver is:

$$P_{C(MOSFET)} = V_C Q_g f$$

The flat region from 10 nC to 55 nC is caused by the drain-to-gate Miller capacitance, occurring while the MOSFET is in the linear region dissipating substantial amounts of power. The high output current capability of the MC34151 is able to quickly deliver the required gate charge for fast power efficient MOSFET switching. By operating the MC34151 at a higher V_{CC} , additional charge can be provided to bring the gate above 10 V. This will reduce the 'on' resistance of the MOSFET at the expense of higher driver dissipation at a given operating frequency.

The transition power dissipation is due to extremely short simultaneous conduction of internal circuit nodes when the Drive Outputs change state. The transition power dissipation per driver is approximately:

> $P_T = V_{CC} (1.08 V_{CC} C_L f - 8 y 10^{-4})$ P_T must be greater than zero.


Switching time characterization of the MC34151 is performed with fixed capacitive loads. Figure 14 shows that for small capacitance loads, the switching speed is limited by transistor turn–on/off time and the slew rate of the internal nodes. For large capacitance loads, the switching speed is limited by the maximum output current capability

of the integrated circuit




LAYOUT CONSIDERATIONS

High frequency printed circuit layout techniques are imperative to prevent excessive output ringing and overshoot. Do not attempt to construct the driver circuit on wire-wrap or plug-in prototype boards. When driving large capacitive loads, the printed circuit board must contain a low inductance ground plane to minimize the voltage spikes induced by the high ground ripple currents. All high current loops should be kept as short as possible using heavy copper runs to provide a low impedance high frequency path. For



The MC34151 greatly enhances the drive capabilities of common switching regulators and CMOS/TTL logic devices.

Figure 19. Enhanced System Performance with **Common Switching Regulators**




Output Schottky diodes are recommended when driving inductive loads at high frequencies. The diodes reduce the driver's power dissipation by preventing the output pins from being driven above V_{CC} and below ground.

Figure 21. Direct Transformer Drive

optimum drive performance, it is recommended that the initial circuit design contains dual power supply bypass capacitors connected with short leads as close to the V_{CC} pin and ground as the layout will permit. Suggested capacitors are a low inductance 0.1 µF ceramic in parallel with a 4.7 µF tantalum. Additional bypass capacitors may be required depending upon Drive Output loading and circuit layout.

Proper printed circuit board layout is extremely critical and cannot be over emphasized.



Series gate resistor Rg may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit. Rg will decrease the MOSFET switching speed. Schottky diode D1 can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.

Figure 20. MOSFET Parasitic Oscillations





Figure 22. Isolated MOSFET Drive

料 886-3-5753170 材 特 力 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

http://onsemi.com


7



In noise sensitive applications, both conducted and radiated EMI can be reduced significantly by controlling the MOSFET's turn-on and turn-off times.


Vin





The totem–pole outputs can furnish negative base current for enhanced transistor turn–off, with the addition of capacitor $C_1. \label{eq:constraint}$

Figure 24. Bipolar Transistor Drive



The capacitor's equivalent series resistance limits the Drive Output Current to 1.5 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

Figure 25. Dual Charge Pump Converter

Output	Load Reg	ulation
l _O (mA)	+V ₀ (V)	-V ₀ (V)
0	27.7	-13.3
1.0	27.4	-12.9
10	26.4	-11.9
20	25.5	-11.2
30	24.6	-10.5
50	22.6	-9.4

WWW.100Y.COM.TW 100X.COM.TW **ORDERING INFORMATION**

Device	Package	Shipping [†]
MC34151D	SOIC-8	98 Units / Rail
MC34151DR2	SOIC-8	2500 Tape & Reel
MC34151DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel
MC34151P	PDIP-8	50 Units / Rail
MC33151D	SOIC-8	98 Units / Rail
MC33151DR2	SOIC-8	2500 Tape & Reel
MC33151DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel
MC33151P	PDIP-8	50 Units / Rail
MC33151VDR2	SOIC-8	2500 Tape & Reel
MC33151VDR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel

WWW.100Y.COM.TW +For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging WWW.100Y.COM.TW Specifications Brochure, BRD8011/D. WWW.100Y.COM.TW WWW.100Y.C

> WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW


WWW.100X

WWW.100Y.COM.T

100Y.COM.TW

PACKAGE DIMENSIONS

PDIP-8 P SUFFIX CASE 626-05



WWW.100Y.COMAW NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR

SQUARE CORNERS)

3. DIMENSIONING AND TOLERANCING PER ANSI OM.TW Y14.5M. 1982.

DIM [IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100	BSC
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300	BSC
M		10°		10°
N	0.76	1.01	0.030	0.040

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw
OM.TW WWW.100Y.COM.T OM.TW WWW.100Y.COM.T COM.TW WWW.100Y.COM.T

NWW.100Y.COM.TW


Y.COM.TW

100X.COM.TW

PACKAGE DIMENSIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLE DEOCREVICENCE
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 3. 751-01 THRU 751-06 ARE OBSOLETE. NEW CTANDAD IS 751-07
- MAXIMUM MALERIAL CONDITION. 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07. MILLIMETERS

1	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G			0.05	0 BSC
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
κ	0.40	1.27	0.016	0.050
Μ	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*

