勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



September 1983 Revised February 1999

# MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

## **General Description**

The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-Bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-Bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{\footnotesize CC}}$  and ground.

#### Features


- Typical operating frequency: 50 MHz
- Typical propagation delay: 19 ns (clock to Q)
- Wide operating supply voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent supply current: 80 µA maximum (74HC Series)
- Fanout of 10 LS-TTL loads

# **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC164MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001_0_300" Wide

# **Connection Diagram**

Pin Assignments for DIP, SOIC and TSSOP OUTPUTS



#### **Truth Table**

Inputs				Outputs				
Clear	Clock	Α	В	$Q_A$	$Q_B$	A	Q <sub>H</sub>	
L	X	Χ	X	NL.	L	11/1	L	
Ĥ.	DOL .	X	X	$Q_{AO}$	$Q_{BO}$		$Q_{HO}$	
Н	$\uparrow$	Н	Н	Н	$Q_{An}$		Q <sub>Gn</sub>	
Н	1	J C	X	LV	$Q_{An}$		$Q_{Gn}$	
Н		Χ	L	F	$Q_{An}$		$Q_{Gn}$	


- H = HIGH Level (steady state), L = LOW Level (steady state)
- X = Irrelevant (any input, including transitions)

  ↑ = Transition from LOW-to-HIGH level.

 $Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{HO}$  = the level of  $Q_{A}$ ,  $Q_{B}$ , or  $Q_{H}$ , respectively, before the indicated steady state input conditions were established.

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$  before the most recent  $\uparrow$  transition of the clock: indicated a one-bit shift.

MM74HC164



# 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<b>Absolute</b>	Maximum	Ratings(Note 1)

(Note 2) Supply Voltage (V<sub>CC</sub>) -0.5 to +7.0V DC Input Voltage (V<sub>IN</sub>) -1.5 to  $V_{CC} + 1.5V$ DC Output Voltage (VOUT) -0.5 to  $V_{CC}$  +0.5V Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>) ±20 mA DC Output Current, per pin (I<sub>OUT</sub>) ±25 mA DC V<sub>CC</sub> or GND Current, per pin (I<sub>CC</sub>) ±50 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Power Dissipation (P<sub>D</sub>) (Note 3) 600 mW S.O. Package only 500 mW Lead Temperature (T<sub>L</sub>) (Soldering 10 seconds) 260°C

## **Recommended Operating** Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
$(V_{IN}, V_{OUT})$	0	V <sub>CC</sub>	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
V <sub>CC</sub> = 4.5V		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Patings are those	values h	evond whi	sh dam-

age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.  $\textbf{Note 3:} \ \ \textbf{Power Dissipation temperature derating} - \textbf{plastic "N" package:}$ 12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Danmatan	Parameter Conditions		T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol	Parameter		V <sub>CC</sub>	Тур	7	Guaranteed Limits		
V <sub>IH</sub>	Minimum HIGH Level	1/1/1	2.0V		1.5	1.5	1.5	V
0 -	Input Voltage	, M.In.	4.5V	Mr.	3.15	3.15	3.15	V
OUX.		1111	6.0V	Tim	4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level	4111111	2.0V	Ober	0.5	0.5	0.5	V
	Input Voltage	1111	4.5V	. AM.	1.35	1.35	1.35	V
	COM	TAIWW.	6.0V	COR	1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$	100	anN'			-11 N. 100	- 0
	Output Voltage	$ I_{OUT}  \le 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
	OMIT	- 1	4.5V	4.5	4.4	4.4	4.4	V
	N.Co.	MW.	6.0V	6.0	5.9	5.9	5.9	V
	COMP	$V_{IN} = V_{IH}$ or $V_{IL}$	W.F.	-7 CS	Mr	× X I	-11/1/11/	~
	OOY.CO	I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
	TO NI	I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$		00 -		1 .	-111	To.
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
	1100 r. TOM		4.5V	0	0.1	0.1	0.1	V
	V. CO.	TW	6.0V	0	0.1	0.1	0.1	V
	W.100	$V_{IN} = V_{IH}$ or $V_{IL}$		1.70	-70	) Nr.	- 111	MA.
W	1003	$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
	M.100	$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V	-xx1 11	±0.1	±1.0	±1.0	μΑ
	Current	ON	47/	1111.	anv.	COL		M.
	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V	TIN.	8.0	80	160	μΑ
-	Supply Current	$I_{OUT} = 0 \mu A$	1/1	Ma.	.005			M.A.

Note 4: For a power supply of 5V  $\pm 10\%$  the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$  = 5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage currents rent ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

WWW.100Y.CO

Http://www. 100y. com. tw

#### **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency	M MMM'r	OON.CC	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Output	IN WMW.	19	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clear to Output	TW WWY	23	35	ns
t <sub>REM</sub>	Minimum Removal Time, Clear to Clock	W.TW WW	-2	0	ns
ts	Minimum Setup Time Data to Clock	M.TW WY	12	20	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data	OM.TW W	1 1 10	5	ns
t <sub>W</sub>	Minimum Pulse Width Clear or Clock	COMITY	10	16	ns

#### **AC Electrical Characteristics**


 $C_L = 50$  pF,  $t_r = t_f = 6$  ns (unless otherwise specified)


Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55$ to 125°C	Units
	Farameter			Тур	Guaranteed Limits			Ullits
f <sub>MAX</sub>	Maximum Operating	1100 x.	2.0V	T.A.	5	4	3	MHz
	Frequency		4.5V		27	21	18	MHz
	TITI		6.0V		31	24	20	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	WWW.	2.0V	115	175	218	254	ns
	Delay, Clock to Output		4.5V	13	35	44	51	ns
	CONTRACTOR		6.0V	20	30	38	44	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	J. Jan	2.0V	140	205	256	297	ns
	Delay, Clear to Output		4.5V	28	41	51	59	ns
	COM		6.0V	24	35	44	51	ns
t <sub>REM</sub>	Minimum Removal Time	W **	2.0V	-7	0	0	0 100	ns
	Clear to Clock		4.5V	-3	0	0	0	ns
	DY.		6.0V	-2	0	0	0	ns
t <sub>S</sub>	Minimum Setup Time	AN WAY	2.0V	25	100	125	150	ns
	Data to Clock		4.5V	14	20	25	30	ns
	ON COL		6.0V	12	17	21	25	ns
t <sub>H</sub>	Minimum Hold Time		2.0V	-2	5	5	5	ns
	Clock to Data		4.5V	0	5	5	5	ns
	Too COM.		6.0V	1	5	5	5	ns
t <sub>W</sub>	Minimum Pulse Width	L A	2.0V	22	80	100	120	ns
	Clear or Clock		4.5V	11	16	20	24	ns
	-11001. OM.		6.0V	10	14	18	20	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output		2.0V		75	95	110	ns
	Rise and Fall Time		4.5V		15	19	22	ns
	W. Co.		6.0V		13	16	19	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall	1	2.0V	NVI	1000	1000	1000	ns
	Time		4.5V		500	500	500	ns
	TANN.TO CO		6.0V		400	400	400	ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per package)	5.0V	150	1.700	A COM.		pF
C <sub>IN</sub>	Maximum Input Capacitance	21.14		5	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2$  f +  $I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ 

WWW.100Y.CC

WWW.100Y.COM.TW





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.CO


WWW.100Y.COM


WWW.100Y.CO


# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE










WWW.100Y.CC

WWW.100Y.COM.TW


#### NOTES


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB., REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS




14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14


## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





OPTION 02





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com