勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FAIRCHILD

SEMICONDUCTOR

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

General Description

The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and \overline{Q} outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

September 1983

Revised January 2005

MM74HC74A Dual D-Type Flip-Flop with Preset and

Clear

Features


- Typical propagation delay: 20 ns
- Wide power supply range: 2–6V
- Low quiescent current: 40 µA maximum (74HC Series)
- Low input current: 1 µA maximum
 Fanout of 10 LS-TTL loads

Ordering Code:

Order Number Package Number		Package Description					
MM74HC74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
MM74HC74AMX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
MM74HC74ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
MM74HC74AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
MM74HC74AMTCX_NL	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
MM74HC74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram



Truth Table

	Inp	uts	Outputs			
PR	CLR	CLK	D	Q	ā	
L	H	Х	Х	Н		
н	L	X	х	TVL .	H	
L	N.L	х	X	H (Note 1)	H (Note 1)	
н	н	01	Н	Н	L	
н	н	ſ.	CP.	N.	н 🔨	
н	H	L	X	Q0	Q 0	


lished.

Note 1: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) level.

© 2005 Fairchild Semiconductor Corporation DS005106

www.fairchildsemi.com

NWW.I





Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions

(Note 3) Supply Voltage (V_{CC}) -0.5 to +7.0V DC Input Voltage (VIN) -1.5 to V_{CC} +1.5V DC Output Voltage (VOUT) –0.5 to V_{CC} +0.5V Clamp Diode Current (IIK, IOK) ±20 mA DC Output Current, per pin (I_{OUT}) ±25 mA DC V_{CC} or GND Current, per pin (I_{CC}) +50 mA -65°C to +150°C Storage Temperature Range (T_{STG}) Power Dissipation (P_D) (Note 4) 600 mW S.O. Package only 500 mW Lead Temperature (T₁) (Soldering 10 seconds) 260°C

Conditions			
	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	Vcc	V
(V _{IN} , _{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 2: Absolute Maximum Ratings are those age to the device may occur.	e values	beyond wh	ich dam-

Note 3: Unless otherwise specified all voltages are referenced to ground.

Note 4: Power Dissipation temperature derating - plastic "N" package:

12 mW/°C from 65°C to 85°C.

MM74HC74A

DC Electrical Characteristics (Note 5)

Symbol Paran	neter Conditions	V _{cc}	T _A =	25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol Faran	ieter Conditions	*cc	Тур		Guaranteed L	imits	Units
V _{IH} Minimum HIC	GH Level	2.0V		1.5	1.5	1.5	V
Input Voltage		4.5V	OM.	3.15	3.15	3.15	V
1.1 m V.YOn		6.0V	Mo	4.2	4.2	4.2	V
V _{IL} Maximum LC	W Level	2.0V	CU	0.5	0.5	0.5	V
Input Voltage	In M.	4.5V		1.35	1.35	1.35	V
COM-	WW WW	6.0V	1.00	1.8	1.8	1.8	v
V _{OH} Minimum HIC	GH Level V _{IN} = V _{IH} or V _{IL}	11.100		Wr.	-*1	WW.L	-1
Output Voltag	je I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
W.10 . CO	NL.F	4.5V	4.5	4.4	4.4	4.4	V
1001.00	V VIII	6.0V	6.0	5.9	5.9	5.9	v
VW.P	$V_{IN} = V_{IH} \text{ or } V_{IL}$				W.		
1001.0	I _{OUT} ≤ 4.0 mA	4.5V	4.3	3.98	3.84	3.7	V
WW.	I _{OUT} ≤ 5.2 mA	6.0V	5.2	5.48	5.34	5.2	V
V _{OL} Maximum LC	W Level V _{IN} = V _{IH} or V _{IL}	- N	100	- 00	NL.		N.Y.
Output Voltag	ge I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
.100	CON.	4.5V	0	0.1	0.1	0.1	V
VV . 100	WT.	6.0V	0	0.1	0.1	0.1	V
N.V.	$V_{IN} = V_{IH} \text{ or } V_{IL}$	VII	11		W.	N	$M_{1.}$
N 1	I _{OUT} ≤ 4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
AN AN A	I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I _{IN} Maximum Inp	$V_{IN} = V_{CC} \text{ or } GND$	6.0V	W	±0.1	±1.0	±1.0	μA
Current	WT YOU			100			N.
I _{CC} Maximum Qu	111 00	6.0V	-TVV	4.0	40	80	μA
Supply Curre	nt $I_{OUT} = 0 \mu A$			-110	02.0		

Note 5: For a power supply of $5V \pm 10\%$ the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

> www.fairchildsemi.com

3

WWW.100Y.CO

WWW.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

		胜特力							
		Ht	tp://	www. 1	00y. co	om. tw	CO I.TV		
	1007.C	ON.TW	≪1	N	- NN	100	COM.1		
	lectrical Char /, T _A = 25°C, C _L = 15 p		CS						
Symbo				Conditi	ons	W.Y	Тур Gu	uaranteed Limit	Units
MAX	Maximum Operating	g Frequency					72	30	MHz
_{PHL} , t _{PLH}		Maximum Propagation Delay Clock to Q or \overline{Q}		IN WH			10	30	ns
PHL, ^t PLH	Maximum Propagation Delay Preset or Clear to Q or \overline{Q}		N.T	TIM M			17	40	ns
REM	Preset or Clear to C	Minimum Removal Time, Preset or Clear to Clock		M.I.			6	5	ns
s	Minimum Setup Tim Data to Clock	.Yooy.	COM	OM. TW			10	20	ns
н	Minimum Hold Time Clock to Data	Y.100	CO	CONT		V	0	000	ns
tw		Minimum Pulse Width Clock, Preset or Clear		WT NOO.			8	16	ns
AC E	lectrical Char	acteristic	cs	-M.	LM		WWWW	OOY.CON	LTV
	pF, $t_r = t_f = 6$ ns (unless o				V_{CC} $T_A = 25^{\circ}C$		T _A = -40 to 85°C	T _A = -55 to 125°C	T.M
Symbol	Symbol Parameter Co		onditions		Тур		Guaranteed L		Unit
MAX	Maximum Operating	· WW		2.0V	22	6	5	4	MHz
	Frequency	N.	1100	4.5V	72	30	24	20	MH:
	N.L.	WWW		6.0V	94	35	28	24	MHz
PHL, t _{PLH}	Maximum Propagation		N.19	2.0V	34	110	140	165	ns
Delay Clock to Q or Q	WW		4.5V	12	22	28	33	ns	
0 5	M.L		TN.	6.0V	10	19	24	28	ns
PHL, t _{PLH}	Maximum Propagation	4	-1	2.0V	66	150	190	225	ns
00	Delay Preset or Clear		NIN	4.5V	20	30	38	45	ns
1001	To Q or Q	N N		6.0V	16	26	33	38	ns
REM	Minimum Removal Time	S		2.0V	20	50	65	75	ns
100	Preset or Clear			4.5V	6	10	13	15	ns
	To Clock		N IN	6.0V	5	9	11	13	ns
ts	Minimum Setup Time			2.0V	35	80	100	120	ns
	Data to Clock	N		4.5V	10	16	20	24	ns
N.	CONT			6.0V	8	14	17	20	ns
^t H	Minimum Hold Time	200	N	2.0V		0	0	0	ns
WW	Clock to Data	No.		4.5V		0	0	0	ns
	Minimum D. I. and E.	3.1		6.0V		0	0	0	ns
tw	Minimum, Pulse Width	WT .		2.0V	30	80	101	119	ns
Clock, Preset or Clear	1.1		4.5V	9	16	20	24	ns	
	Maximum Qutnut	NT.		6.0V	8	14	17	20	ns
t _{TLH} , t _{THL} Maximum Output Rise and Fall Time		NI.		2.0V 4.5V	25 7	75 15	95	110 22	ns
Rise and	TTISE AND FAIL TIME	VT.M		4.5V 6.0V	6	15 13	19	22 19	ns
t t. Maximum Input Pice		UPP AN	-		0		16	16. Th. I	ns
t _r , t _f Maximum Input Rise		MIL		2.0V 4.5V		1000	1000 500	1000	ns
and Fall T	and Fall Time	· · · ·	N	4.5V 6.0V		500 400	400	500 400	ns
C	Power Dissipation	(per flip flop)	1	0.07	80	400	400	400	ns pE
C _{PD}	Power Dissipation Capacitance (Note 6)	(per flip-flop)	LN -		80				pF
C _{IN}	Maximum Input Capacitance	Y.C.	MT.		5	10	10	10	pF

Note 6: C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$


WWW.100Y.COM.TW⁴


WWW.100X.COT


WWW

WWW.100Y.COM.TW


WWW.100Y.CON www.fairchildsemi.com







www.fairchildsemi.com



www.fairchildsemi.com

8