

January 1988

MM54HC273/MM74HC273 Octal D Flip-Flops with Clear

General Description

These edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The CLEAR input when low, sets all outputs to a low state.


Each output can drive 10 low power Schottky TTL equivalent loads. The MM54HC273/MM74HC273 is functionally

as well as pin compatible to the 54LS273/74LS273. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Typical propagation delay: 18 ns
- Wide operating voltage range
- Low input current: 1 μ A maximum
- Low quiescent current: 80 μ A (74 Series)
- Output drive: 10 LS-TTL loads

Connection Diagram



Order Number MM54HC273 or MM74HC273

Truth Table

(Each Flip-Flop)

| Inputs | | | Outputs |
|--------|-------|---|---------|
| Clear | Clock | D | Q |
| L | X | X | L |
| H | ↑ | H | H |
| H | ↑ | L | L |
| H | L | X | Q_0 |

H = high level (steady state)
 L = low level (steady state)
 X = don't care
 ↑ = transition from low to high level
 Q_0 = the level of Q before the indicated steady state input conditions were established

MM54HC273/MM74HC273 Octal D Flip-Flops with Clear


| Absolute Maximum Ratings (Notes 1 and 2) | | | | Operating Conditions | | | | |
|--|-----------------------------------|--|-----------------|--|-----------------------|-----------------|-------|-------|
| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. | | | | Supply Voltage (V _{CC}) | Min | Max | Units | |
| Supply Voltage (V _{CC}) | -0.5 to +7.0V | | | DC Input or Output Voltage (V _{IN} , V _{OUT}) | 0 | V _{CC} | V | |
| DC Input Voltage (V _{IN}) | -1.5 to V _{CC} +1.5V | | | Operating Temp. Range (T _A) | | | | |
| DC Output Voltage (V _{OUT}) | -0.5 to V _{CC} +0.5V | | | MM74HC | -40 | +85 | °C | |
| Clamp Diode Current (I _{CL} , I _{CD}) | ±20 mA | | | MM54HC | -55 | +125 | °C | |
| DC Output Current, per pin (I _{OUT}) | ±25 mA | | | Input Rise or Fall Times (t _r , t _f) | V _{CC} =2.0V | 1000 | ns | |
| DC V _{CC} or GND Current, per pin (I _{CC}) | ±50 mA | | | V _{CC} =4.5V | 500 | ns | | |
| Storage Temperature Range (T _{STG}) | -65°C to +150°C | | | V _{CC} =6.0V | 400 | ns | | |
| Power Dissipation (P _D) | | | | | | | | |
| (Note 3) | 650 mW | | | | | | | |
| S.O. Package only | 500 mW | | | | | | | |
| Lead Temp. (T _L) (Soldering 10 seconds) | 260°C | | | | | | | |
| DC Electrical Characteristics (Note 4) | | | | | | | | |
| Symbol | Parameter | Conditions | V _{CC} | T _A = 25°C | | 74HC | 54HC | Units |
| | | | | Typ | Guaranteed Limits | | | |
| V _{IH} | Minimum High Level Input Voltage | | 2.0V | 1.5 | 1.5 | 1.5 | V | |
| | | | 4.5V | 3.15 | 3.15 | 3.15 | V | |
| | | | 6.0V | 4.2 | 4.2 | 4.2 | V | |
| V _{IL} | Maximum Low Level Input Voltage** | | 2.0V | 0.5 | 0.5 | 0.5 | V | |
| | | | 4.5V | 1.35 | 1.35 | 1.35 | V | |
| | | | 6.0V | 1.8 | 1.8 | 1.8 | V | |
| V _{OH} | Minimum High Level Output Voltage | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0V | 2.0 | 1.9 | 1.9 | V | |
| | | | 4.5V | 4.5 | 4.4 | 4.4 | V | |
| | | | 6.0V | 6.0 | 5.9 | 5.9 | V | |
| | | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4.0 mA I _{OUT} ≤ 5.2 mA | 4.5V | 4.2 | 3.98 | 3.84 | 3.7 | V |
| | | | 6.0V | 5.7 | 5.48 | 5.34 | 5.2 | V |
| | | | | | | | | |
| V _{OL} | Maximum Low Level Output Voltage | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA | 2.0V | 0 | 0.1 | 0.1 | V | |
| | | | 4.5V | 0 | 0.1 | 0.1 | V | |
| | | | 6.0V | 0 | 0.1 | 0.1 | V | |
| | | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 4 mA I _{OUT} ≤ 5.2 mA | 4.5V | 0.2 | 0.26 | 0.33 | 0.4 | V |
| | | | 6.0V | 0.2 | 0.26 | 0.33 | 0.4 | V |
| | | | | | | | | |
| I _{IN} | Maximum Input Current | V _{IN} = V _{CC} or GND | 6.0V | ±0.1 | ±1.0 | ±1.0 | μA | |
| I _{CC} | Maximum Quiescent Supply Current | V _{IN} = V _{CC} or GND I _{OUT} = 0 μA | 6.0V | 8 | 80 | 180 | μA | |
| <p>Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.</p> <p>Note 2: Unless otherwise specified all voltages are referenced to ground.</p> <p>Note 3: Power Dissipation (temperature derating) — plastic "N" package: — 10 mW/°C from 65°C to 85°C; ceramic "J" package: — 12 mW/°C from 105°C to 125°C.</p> <p>Note 4: For a power supply of 5V ± 10% the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{OH} and V_{OL} occur at V_{CC} = 6.5V and 4.5V respectively. (The V_{OH} value at 6.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{CL}) occur for CMOS at the higher voltage and so the 6.0V values should be used.</p> <p>**V_{IL} limits are currently tested at 20% of V_{CC}. The above V_{IL} specifications (30% of V_{CC}) will be implemented no later than Q1, CY98.</p> | | | | | | | | |

| AC Electrical Characteristics $V_{CC}=5V, T_A=25^{\circ}C, C_L=15pF, t_r=t_f=6ns$ | | | | | | |
|---|--|------------|-----|------------------|-------|--|
| Symbol | Parameter | Conditions | Typ | Guaranteed Limit | Units | |
| f_{MAX} | Maximum Operating Frequency | | 50 | 30 | MHz | |
| t_{PHL}, t_{PLH} | Maximum Propagation Delay, Clock to Output | | 18 | 27 | ns | |
| t_{PHL} | Maximum Propagation Delay, Clear to Output | | 18 | 27 | ns | |
| t_{REM} | Minimum Removal Time, Clear to Clock | | 10 | 20 | ns | |
| t_s | Minimum Setup Time, Data to Clock | | 10 | 20 | ns | |
| t_H | Minimum Hold Time, Clock to Data | | -2 | 0 | ns | |
| t_W | Minimum Pulse Width, Clock or Clear | | 10 | 16 | ns | |

| AC Electrical Characteristics $C_L=50pF, t_r=t_f=6ns$ (unless otherwise specified) | | | | | | | |
|--|--|-----------------|----------|-------------------|---------------------------------|----------------------------------|-------|
| Symbol | Parameter | Conditions | V_{CC} | $T_A=25^{\circ}C$ | | | Units |
| | | | | Typ | 74HC $T_A=-40$ to $85^{\circ}C$ | 54HC $T_A=-55$ to $125^{\circ}C$ | |
| f_{MAX} | Maximum Operating Frequency | | 2.0V | 16 | 5 | 4 | MHz |
| | | | 4.5V | 74 | 27 | 21 | MHz |
| | | | 6.0V | 78 | 31 | 24 | MHz |
| t_{PHL}, t_{PLH} | Maximum Propagation Delay, Clock to Output | | 2.0V | 38 | 135 | 170 | ns |
| | | | 4.5V | 14 | 27 | 34 | ns |
| | | | 6.0V | 12 | 23 | 29 | ns |
| t_{PHL} | Maximum Propagation Delay, Clear to Output | | 2.0V | 42 | 135 | 170 | ns |
| | | | 4.5V | 19 | 27 | 34 | ns |
| | | | 6.0V | 18 | 23 | 29 | ns |
| t_{REM} | Minimum Removal Time, Clear to Clock | | 2.0V | 0 | 25 | 32 | ns |
| | | | 4.5V | 0 | 5 | 6 | ns |
| | | | 6.0V | 0 | 4 | 5 | ns |
| t_s | Minimum Setup Time, Data to Clock | | 2.0V | 26 | 100 | 125 | ns |
| | | | 4.5V | 7 | 20 | 25 | ns |
| | | | 6.0V | 5 | 17 | 21 | ns |
| t_H | Minimum Hold Time, Clock to Data | | 2.0V | -15 | 0 | 0 | ns |
| | | | 4.5V | -6 | 0 | 0 | ns |
| | | | 6.0V | -4 | 0 | 0 | ns |
| t_W | Minimum Pulse Width, Clock or Clear | | 2.0V | 34 | 80 | 100 | ns |
| | | | 4.5V | 11 | 16 | 20 | ns |
| | | | 6.0V | 10 | 14 | 18 | ns |
| t_r, t_f | Maximum Input Rise and Fall Time, Clock | | 2.0V | | 1000 | 1000 | ns |
| | | | 4.5V | | 500 | 500 | ns |
| | | | 6.0V | | 400 | 400 | ns |
| t_{rHL}, t_{fLH} | Maximum Output Rise and Fall Time | | 2.0V | 28 | 75 | 95 | ns |
| | | | 4.5V | 11 | 15 | 19 | ns |
| | | | 6.0V | 9 | 13 | 16 | ns |
| C_{PD} | Power Dissipation Capacitance (Note 5) | (per flip-flop) | 45 | | | pF | |
| C_{in} | Maximum Input Capacitance | | 7 | 10 | 10 | 10 | pF |

Note 5: C_{PD} determines the no-load dynamic power dissipation, $P_D=C_{PD}V_{CC}^2 f + I_{cc}V_{CC}$, and the no-load dynamic current consumption, $I_D=C_{PD}V_{CC} f + I_{cc}$.


Logic Diagram



TL/F/5331-2

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-54151736
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

MM54HC273/MM74HC273 Octal D Flip-Flops with Clear



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.