



MP39

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FEATURES

- HIGH INTERNAL DISSIPATION 125 WATTS
- HIGH VOLTAGE, HIGH CURRENT 100V, 10A
- HIGH SLEW RATE 10V/μS
- 4 WIRE CURRENT LIMIT SENSING
- OPTIONAL BOOST VOLTAGE INPUTS

APPLICATIONS

- LINEAR AND ROTARY MOTOR DRIVES
- YOKE/MAGNETIC FIELD EXCITATION
- PROGRAMMABLE POWER SUPPLIES TO ±45V
- INDUSTRIAL AUDIO
- PACKAGE OPTION DIP10 DUAL-IN-LINE


DESCRIPTION


The MP39 is a cost-effective high voltage MOSFET power operational amplifier constructed with surface mount components on a thermally conductive but electrically isolated substrate.

While the cost is low the MP39 offers many of the same features and performance specifications found in much more expensive hybrid power amplifiers.

The metal substrate allows the MP39 to dissipate power up to 125 watts and its power supply voltages can range up to +/- 50 Volts (100V total). Optional boost voltage inputs allow the small signal portion of the amplifier to operate at higher supply voltages than the high current output stage. The amplifier is then biased to achieve close linear swings to the supply rails at high current for extra efficient operation. External compensation tailors performance to the user needs. A four-wire sense technique allows current limiting without the need to consider internal or external mili-ohm parasitic resistance in the output line. An Iq pin is available which can be used to shut off the quiescent current in the output stage. The output stage then operates class C and lowers quiescent power dissipation. This is useful in applications where output crossover distortion is not important.


EQUIVALENT SCHEMATIC






TYPICAL APPLICATION Ref: Application Note 25

The high power bandwidth and high voltage output of the MP39 allows driving ultra-sonic transducers via a resonant circuit including the transducer and a matching transformer. The load circuit appears resistive to the MP39.



EXTERNAL CONNECTIONS - MP39CL

PACKAGE: DIP10



COMPONENT SIDE VIEW



* SEE "BYPASSING" PARAGRAPH Phase Compensation

Gain	Cc	Rc	
1	470pF	100Ω	
≥ 3	220pF	Short	
≥ 10	100pF	Short	

ABSOLUTE MAXIMUM RATINGS **SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, $+V_s$ to $-V_s$ 100V ±V_s ±20V 25A **BOOST VOLTAGE** OUTPUT CURRENT, within SOA POWER DISSIPATION, internal 125W INPUT VOLTAGE, differential ±20V INPUT VOLTAGE, common mode ±V_B 200°C TEMPERATURE, pin solder - 10s TEMPERATURE, junction² 175°C TEMPERATURE, storage -40 to +105°C OPERATING TEMPERATURE RANGE, case -40 to +85°C


	TEMPERATURE, pin solo TEMPERATURE, junction TEMPERATURE, storage OPERATING TEMPERA	n² •	200°C 175°C -40 to +105°C NGE, case -40 to +85°C		
SPECIFICATIONS	WWW.	TW	MP39	OY.COM	ATT INTO
PARAMETER	TEST CONDITIONS 1	MIN	TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial BIAS CURRENT, vs. supply OFFSET CURRENT, initial INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE	Full temperature range Full temperature range Full temperature range	±V _B ∓15	5 30 15 30 10 .01 10 10'0 20 ±V _B ∓12	10 50 200 50	mV μV/°C μV/V μV/W pA pA/V pA Ω pF
COMMON MODE REJECTION, DC INPUT NOISE	Full temp, range, $V_{CM} = \pm 20V$ 100kHz BW, $R_S = 1K\Omega$	86	98 10	MINN.	dΒ μVrms
GAIN OPEN LOOP, @15Hz GAIN BANDWIDTH PRODUCT POWER BANDWIDTH PHASE MARGIN	Full temperature range, $C_c = 100pF$ $I_o = 10A$ $R_L = 10\Omega$, $V_o = 90V$ p-p $C_c = 100pF$ Full temperature range	94	102 2 40 60	MMA	db MHz kHz
OUTPUT VOLTAGE SWING VOLTAGE SWING SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD RESISTANCE CURRENT, CONTINUOUS	I_o =10A $\pm V_B = \pm V_S \pm 10V$, I_o =10A A_v =+1,10V step, R_L =4 Ω A_v =-10, C_c = 100pF Full temperature range, A_v =+1	±V _s ∓ 8.8 ±V _s ∓ 6.8 10 10	±V _s ∓7.5 ±V _s ∓5.5 2.5	N 10	V V μs V/μs nF Ω A
POWER SUPPLY VOLTAGE CURRENT, quiescent, boost supply CURRENT, quiescent, total	Full temperature range	±15	±40	±50 22 26	V mA mA
THERMAL RESISTANCE, AC, junction to case ³ RESISTANCE, DC, junction to case RESISTANCE ⁴ , junction to air TEMPERATURE RANGE, case	Full temperature range, F>60Hz Full temperature range, F<60Hz Full temperature range Meets full range specification	-40	12	.9 1.2 85	°C/W °C/W °C/W °C


NOTES:

- 1. Unless otherwise noted: T_c = 25°C, C_c = 100 Ω , R_c = 470pF. DC input specifications are \pm value given. Power supply voltage is typical rating. $\pm V_B = \pm V_S$.
- Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz. 3.
- The MP39 must be used with a heat sink or the quiescent power may drive the unit to junction temperatures higher than 175°C.

CAUTION The MP39 is constructed from MOSFET transistors. ESD handling procedures must be observed.

MP39





特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

ABSOLUTE MAXIMUM RATINGS **SPECIFICATIONS**

GENERAL


Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CURRENT LIMIT

The two current limit sense lines are to be connected directly across the current limit sense resistor. For the current limit to work correctly pin 24 must be connected to the amplifier output side and pin 23 connected to the load side of the current limit resistor, $R_{\rm cl}$, as shown in Figure 1. This connection will bypass any parasitic resistances, Rp, formed by sockets and solder joints as well as internal amplifier losses. The current limiting resistor may not be placed anywhere in the output circuit except where shown in Figure 1.

The value of the current limit resistor can be calculated as follows:

$$R_{CL} = .7$$



BOOST OPERATION

With the $V_{\scriptscriptstyle B}$ feature the small signal stages of the amplifier are operated at higher supply voltages than the amplifier's high current output stage. $+V_s$ (pins 12-14) and $-V_s$ (pins 18-20) are connected to the high current output stage. An additional 10V on the V_B pins is sufficient to allow the small signal stages to drive the output transistors into saturation and improve the output voltage swing for extra efficient operation when required. When close swing to the supply rails is not required the +V $_{\rm B}$ and +V $_{\rm S}$ pins must be strapped together as well as the -V $_{\rm B}$ and -V $_{\rm S}$ pins. The boost voltage pins must not be at a voltage lower than the V_s pins.

BYPASSING

Proper bypassing of the power supply pins is crucial for proper operation. Bypass the ±Vs pins with a aluminum electrolytic capacitor with a value of at least 10µF per amp of expected output current. In addition a .47µF to 1µF ceramic capacitor should be placed in parallel with each aluminum electrolytic capacitor. Both of these capacitors have to be placed as close to the power supply pins as physically possible. If not connected to the Vs pins (See BOOST OPERATION) the V_B pins should also be bypassed with a .47µF to 1µF ceramic capacitor.

USING THE IQ PIN FUNCTION

Pin 25 (Ig) can be tied to pin 6 (Cc1) to eliminate the class AB biasing current from the output stage. Typically this would remove 1-4 mA of quiescent current. The resulting decrease in quiescent power dissipation may be important in some applications. Note that implementing this option will raise the output impedance of the amplifier and increase crossover distortion as well.

COMPENSATION

The external compensation components $\rm C_c$ and $\rm R_c$ are connected to pins 4 and 6. Unity gain stability can be achieved at any compensation capacitance greater than 470 pF with at least 60 degrees of phase margin. At higher gains more phase shift can be tolerated in most designs and the compensation capacitance can accordingly be reduced, resulting in higher bandwidth and slew rate.

APPLICATION REFERENCES

For additional technical information please refer to following application notes.

AN 1 General Operating Considerations

AN 11 Thermal Techniques

AN 38 Loop Stability with Reactive Loads

