Preferred Device

Power MOSFET 2 Amps, 500 Volts P-Channel TO-220

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	500	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 M\Omega$)	VDGR	500	Vdc
Gate–Source Voltage – Continuous – Non–Repetitive (t _p ≤ 10 ms)	VGS VGSM	±20 ±40	Vdc Vpk
Drain Current – Continuous – Continuous @ 100°C – Single Pulse ($t_p \le 10 \ \mu$ s)	I _D ID NDM	2.0 1.6 6.0	Adc Apk
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	Т _Ј , Т _{stg} –55 to 150		°C
Single Pulse Drain–to–Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = 100 Vdc, V _{GS} = 10 Vdc, I _L = 4.0 Apk, L = 10 mH, R _G = 25Ω)	EAS	80	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	R _θ JC R _θ JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	Y.CON	260	°C
勝 特 力 2 胜特力电子 胜特力电子 Http://	材料 886 ·(上海) 86- ·(深圳) 86- www. 100	-3-5758 21-5418 755-832 y. com. 1	3170 51736 298787 tw

1



ON Semiconductor^{**}

http://onsemi.com

2 AMPERES 500 VOLTS RDS(on) = 6 Ω





ORDERING INFORMATION

Device	Package	Shipping		
MTP2P50E	TO-220AB	50 Units/Rail		

Preferred devices are recommended choices for future use and best overall value.

MTP2P50E 100X.COM.TW

F CHARACTERISTICS						
Droin Course Breekdouur Malter						
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V _(BR) DSS	500 -	_ 564		Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS	CO _M .,	LMT UMT	10 100	μAdc
Gate-Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	- CON	<u> </u>	100	nAdc
N CHARACTERISTICS (Note 1.)	T.IV	N 100	<u>, 1</u>	MIL		
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)		VGS(th)	2.0	3.0 4.0	4.0 -	Vdc mV/°C
Static Drain–Source On–Resistance (V_{GS} = 10 V	dc, I _D = 1.0 Adc)	R _{DS(on)}	1081.	4.5	6.0	Ohm
Drain–Source On–Voltage (V_{GS} = 10 Vdc) (I _D = 2.0 Adc) (I _D = 1.0 Adc, T _J = 125°C)		V _{DS(on)}	100X	9.5	14.4 12.6	Vdc
Forward Transconductance (V _{DS} = 15 Vdc, I _D = 1.0 Adc)		9FS	0.5	N.COS	N T	mhos
(NAMIC CHARACTERISTICS	The CONT.	17	MW.T.	N.CO	WT	[
nput Capacitance	N.100 COM. 1	C _{iss}	WY.V	845	1183	pF
Output Capacitance (VDS = 2	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C _{OSS}	W.	100	140	
Reverse Transfer Capacitance	= 1.0 Mil 12)	C _{rss}	<u> </u>	26	52	
VITCHING CHARACTERISTICS (Note 2.)	WWW. LOOY.COM	NT N	N.M.	N 100Y	M	WT.
Furn–On Delay Time	WW.LONY.COM	t _{d(on)}	N B	12	24	ns
Rise Time (V _{DD} = 2	50 Vdc, I _D = 2.0 Adc,	tr	V Z	14	28	W
Turn–Off Delay Time	GS = 10 Vdc, Rc = 9.1 Ω)	^t d(off)		21	42	M.TY
Fall Time	W.1001.0	t _f	-	19	38	
Sate Charge	te Charge See Figure 8) $(V_{DS} = 400 \text{ Vdc}, I_{D} = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	QT	-	19	27	nC
(See Figure 8)		Q1	_	3.7	1001.	Mon
		Q ₂	_	7.9	1907	L.CON
WWW.ING COM.		Q3	- N	9.9	007	
OURCE-DRAIN DIODE CHARACTERISTICS	WWW.100	N.COMPT	N.	W	11.0	N.CO
Forward On–Voltage (Note 1.) (I _S = 2.0 (I _S = 2.0	Adc, $V_{GS} = 0 Vdc$) Adc, $V_{GS} = 0 Vdc$, $T_J = 125^{\circ}C$)	V _{SD}	<u>V</u> T.	2.3 1.85	3.5 _	Vdc
Reverse Recovery Time	(I _S = 2.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	trr		223	WHY	ns
(See Figure 14)		ta co	<u>M-1</u>	161	VIT	N.100
$(I_{S} = 2.0)$		tb	MAN	62		
Reverse Recovery Stored Charge		QRR	. MO	1.92	W	μC
TERNAL PACKAGE INDUCTANCE	M.	WW.Ino	COM.	W	N	M.W.L
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD	<u>x.com</u>	3.5 4.5	- <	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	NOV.CC	7.5	-	nH

WWW.

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

100°C

TYPICAL ELECTRICAL CHARACTERISTICS

4

3.5

3

 $V_{DS} \ge 10 V$

Http://www.100y.com.tw













Temperature



Figure 4. On–Resistance versus Drain Current and Gate Voltage



Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_G(AV)$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$\label{eq:tr} \begin{split} t_r &= Q_2 \; x \; R_G / (V_{GG} - V_{GSP}) \\ t_f &= Q_2 \; x \; R_G / V_{GSP} \end{split}$$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_{G} = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ The capacitance (C_{ISS}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

NWW.100Y.COM.T







Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t_r , t_f) do not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R θ JC).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA







oy.COM.TW PACKAGE DIMENSIONS

100Y.COM.TW **TO-220 THREE-LEAD** WWW.100Y.COM.TW TO-220AB CASE 221A-09 WW.100X.COM.TW **ISSUE AA**



CONTROLLING DIMENSION: INCH. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. MILLIMETERS INCHES DIM MIN MAX MIN MAX 0.570 14.48 Α 0.620 15.75 B 0.380 0.405 9.66 10.28 С 0.160 0.190 4.07 4.82 D 0.025 0.035 0.64 0.88 F 0.142 0.147 3.61 3.73 G 0.095 0.105 2.42 2.66 H 0.110 0.155 2.80 3.93 J 0.018 0.025 K 0.500 0.562 0.46 0.64 12.70 14 27 L 0.045 0.060 1.15 1.52 N 0.190 0.210 4.83 5.33 Q 0.100 0.120 2.54 3.04 **R** 0.080 0.110 2.04 2.79 S 0.045 0.055 1.15 1.39 T 0.235 0.255 5.97 6.47
U
0.000
0.050

V
0.045
-- 0.00 1.27 1.15 --- 0.080 --- 2.04 z 100Y.COM.TW STYLE 5: GATE

WWW.100Y.COM.TW

WWW.100Y.COM.TW

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

PIN 1.

2. 3.

4

W.100Y.COM.TW

2.

3.

WWW.100Y.COM.TW 勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

CON TW

WWW.100

WWW

WW.100X.COM