Preferred Device

Power MOSFET 32 Amps, 200 Volts

N-Channel TO-247

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Mounting Hole

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	200	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V _{DGR}	200	Vdc
Gate-Source Voltage - Continuous	V _{GS}	±20	Vdc
Drain Current – Continuous – Continuous @ 100° C – Single Pulse ($t_p \le 10 \ \mu s$)	I _D	32 19 128	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.44	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 50 \text{ Vdc}, V_{GS} = 10 \text{ Vpk},$ $I_L = 32 \text{ Apk}, L = 1.58 \text{ mH}, R_G = 25 \Omega$)	EAS	810	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{ heta JC}$ $R_{ heta JA}$	0.7 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





ON Semiconductor

http://onsemi.com

32 AMPERES 200 VOLTS RDS(on) = 75 m Ω

N-Channel





LL = Location Code Y = Year WW = Work Week

ORDERING INFORMATION

Drain

1	Device	Package	Shipping
	MTW32N20E	TO-247	30 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Chara	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	CONT	Jan CC	MI	V -		
Drain-Source Breakdown Voltage (VGS = 0 V, ID = 250 μAdc) Temperature Coefficient (Positive)	OX.COM.TW WWY	V(BR)DSS	200	_ 247	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 200 Vdc, V _{GS} = 0) (V _{DS} = 200 Vdc, V _{GS} = 0, T _J = 1)	25°C)	IDSS	COM	TY	250 1000	μAdc
Gate-Body Leakage Current (VGS =	= ±20 Vdc, V _{DS} = 0)	IGSS	70	1.1.	100	nAdc
ON CHARACTERISTICS (Note 1.)	100Y. CM.TW	N VI	0.4.	MIN	•	
Gate Threshold Voltage (VDS = VGS, ID = 250 μAdc) Temperature Coefficient (Negative)		VGS(th)	2.0	8.0	4.0 _	Vdc mV/°C
Static Drain-Source On-Resistance	(V _{GS} = 10 Vdc, I _D = 16 Adc)	R _{DS(on)}	100X	0.064	0.075	Ohm
Drain-Source On-Voltage (V _{GS} = 10 Vdc) (I _D = 32 Adc) (I _D = 16 Adc, T _J = 125°C)		V _{DS(on)}	W.1007	Y.COM	3.0 2.7	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 16 Adc)	9FS (12	ON.CO	WTI	mhos
DYNAMIC CHARACTERISTICS	MM. In COM.		MM·r	any.CC	Mr.	
Input Capacitance	M. Just COM.	C _{iss}	TW.	3600	5000	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0,$ f = 1.0 MHz)	C _{oss}	-51W	130	250	N T
Reverse Transfer Capacitance	1.5 (4) 12)	C _{rss}	117	690	1000	1
SWITCHING CHARACTERISTICS (N	lotes 1. & 2.)	TW	MAN	TI 100Y	M	TW
Turn-On Delay Time	MMM. "COM	td(on)	4VV	25	50	ns
Rise Time	$(V_{DD} = 100 \text{ Vdc}, I_{D} = 32 \text{ Adc},$	tr	-111	120	240	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 6.2 \Omega)$	t _d (off)	- <	75	150	OW.
Fall Time	M. M. 1001.	tf	-	91	182	
Gate Charge	LM M. 1003.	QT	-	85	120	nC
	(V _{DS} = 160 Vdc, I _D = 32 Adc,	Q ₁	_	12	1.100 x.	CON
	V _{GS} = 10 Vdc)	Q ₂	_	40	CA 1007	
	YOU WWW.IOO	Q ₃	M -	30	7,00	Y.CO
SOURCE-DRAIN DIODE CHARACTI	ERISTICS (Note 1.)	M.COM.	TW	W	N.M.	WY.Cr
Forward On-Voltage	$(I_S = 32 \text{ Adc}, V_{GS} = 0)$ $(I_S = 16 \text{ Adc}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$	V _{SD}	LT <u>V</u>	1.1 0.9	2.0	Vdc
Reverse Recovery Time	(I _S = 32 Adc, V _{GS} = 0,	t _{rr} CO	VI -	280	A W	ns
		ta	M-TH	195	- ANY	1.100
	$dI_S/dt = 100 \text{ A/}\mu\text{s}$	t _b	OM.T	85	<u> </u>	W.100
Reverse Recovery Stored Charge	OY.COMITW WW	Q _{RR}	- O-M.1	2.94	Zi,	μС
INTERNAL PACKAGE INDUCTANCE	ON.COP. TH WY	TOON.	CA,	TW	W	N N
Internal Drain Inductance (Measured from the drain lead 0.2	5" from package to center of die)	LD		5.0	- 1	nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	LS	WY.CO	13	_	nH
NA '						

^{1.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

^{2.} Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




Figure 1.. On-Region Characteristics




Figure 2. . Transfer Characteristics




Figure 3. . On–Resistance versus Drain Current and Temperature




Figure 4. . On–Resistance versus Drain Current and Gate Voltage




Figure 5. . On-Resistance Variation with Temperature




Figure 6. . Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current $(I_{G(AV)})$ can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance and Q_2 and V_{GSP} are read from the gate charge curve.


During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{aligned} t_{d(on)} &= R_G \ C_{iss} \ In \ [V_{GG}/(V_{GG} - V_{GSP})] \\ t_{d(off)} &= R_G \ C_{iss} \ In \ (V_{GG}/V_{GSP}) \end{aligned}$$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by L di/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. . Capacitance Variation

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw




Figure 8. . Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9.. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. . Diode Forward Voltage versus Current

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."


Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (t_T , t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) – TC)/(R θ JC).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



t, TIME (ms) Figure 13.. Thermal Response

20

WWW.100Y.COM.TW

100

200

1000

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

0.01

0.02

WWW.100Y.COM.TW


0.1

0.2

WW.100Y.COM

100Y.COM.TW **PACKAGE DIMENSIONS**

W.100Y.COM.TW TO-247 CASE 340K-01 ISSUE C




WWW.100X.

WWW.100Y.COM.T

WWW.100Y.COM.TW

WWW.100Y.CC



OM.TW

DY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.C

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- 2. CONTROLLING DIMENSION: MILLIMETER.

1	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	19.7	20.3	0.776	0.799	
В	15.3	15.9	0.602	0.626	
С	4.7	5.3	0.185	0.209	
D	1.0	1.4	0.039	0.055	
E	1.27 REF		0.050 REF		
F	2.0	2.4	0.079	0.094	
G	5.5 BSC		0.216 BSC		
H	2.2	2.6	0.087	0.102	
J	0.4	0.8	0.016	0.031	
K	14.2	14.8	0.559	0.583	
L	5.5 NOM		0.217 NOM		
Р	3.7	4.3	0.146	0.169	
Q	3.55	3.65	0.140	0.144	
R	5.0 NOM		0.197 NOM		
U	5.5 BSC		0.217 BSC		
V	3.0	3.4	0.118	0.134	

WWW.100Y.COM.TW

- STYLE 1: PIN 1. GATE
 - 2 DRAIN 3. SOURCE 4. DRAIN
- WWW.100Y.COM.TW

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100X.COM.TW

.com.TW