19-2270; Rev 1; 11/04

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw

## Http://www.100y.com.tw 10-Bit, Low-Power, 2-Wire Interface, Serial, Voltage-Output DAC

#### **General Description**

The MAX5811 is a single, 10-bit voltage-output digital-toanalog converter (DAC) with an I<sup>2</sup>C<sup>TM</sup>-compatible 2-wire interface that operates at clock rates up to 400kHz. The device operates from a single 2.7V to 5.5V supply and draws only 100µA at V<sub>DD</sub> = 3.6V. A low-power powerdown mode decreases current consumption to less than 1µA. The MAX5811 features three software-selectable power-down output impedances: 100kΩ, 1kΩ, and high impedance. Other features include an internal precision Rail-to-Rail® output buffer and a power-on reset (POR) circuit that powers up the DAC in the 100kΩ power-down mode.

The MAX5811 features a double-buffered I<sup>2</sup>C-compatible serial interface that allows multiple devices to share a single bus. All logic inputs are CMOS-logic compatible and buffered with Schmitt triggers, allowing direct interfacing to optocoupled and transformer-isolated interfaces. The MAX5811 minimizes digital noise feedthrough by disconnecting the clock (SCL) signal from the rest of the device when an address mismatch is detected.

The MAX5811 is specified over the extended temperature range of -40°C to +85°C and is available in a space-saving 6-pin SOT23 package. Refer to the MAX5812 data sheet for the 12-bit version.

#### **Applications**

Digital Gain and Offset Adjustments

Programmable Voltage and Current Sources

Programmable Attenuation

VCO/Varactor Diode Control

Low-Cost Instrumentation

Battery-Operated Equipment

#### 

#### \_Typical Operating Circuit

#### Features

- ♦ Ultra-Low Supply Current 100µA at V<sub>DD</sub> = 3.6V 130µA at V<sub>DD</sub> = 5.5V
- 300nA Low-Power Power-Down Mode
- Single 2.7V to 5.5V Supply Voltage
- Fast 400kHz I<sup>2</sup>C-Compatible 2-Wire Serial Interface
- Schmitt-Trigger Inputs for Direct Interfacing to Optocouplers
- Rail-to-Rail Output Buffer Amplifier
- Three Software-Selectable Power-Down Output Impedances
  - 100k $\Omega$ , 1k $\Omega$ , and High Impedance
- Read-Back Mode for Bus and Data Checking
- Power-On Reset to Zero
- Miniature 6-Pin SOT23 Package


#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX5811LEUT-T	-40°C to +85°C	6 SOT23-6	AAYS
MAX5811MEUT-T	-40°C to +85°C	6 SOT23-6	AAYU
MAX5811NEUT-T	-40°C to +85°C	6 SOT23-6	AAYW
MAX5811PEUT-T	-40°C to +85°C	6 SOT23-6	AAYY

#### Functional Diagram appears at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. I<sup>2</sup>C is a trademark of Philips Corp.

#### **Pin Configuration**



#### 

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAC

#### **ABSOLUTE MAXIMUM RATINGS**

0.3V to +6V
0.3V to V <sub>DD</sub> + 0.3V
50mA
:)
C)727mW

Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.5V, \text{GND} = 0, \text{ } \text{R}_{L} = 5k\Omega, \text{ } \text{C}_{L} = 200\text{p}\text{F}, \text{ } \text{T}_{A} = \text{T}_{MIN} \text{ to } \text{T}_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{DD} = +5V, \text{ } \text{T}_{A} = +25^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
STATIC ACCURACY (Note 2)	100×.	M.T.W. W.1003. CO.	M.T.			N.100 -
Resolution	N.C.	TW WWW 100X.C.	10		Mr.	Bits
Integral Nonlinearity	INL C	(Note 3)	VT.	±0.5	±4	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 3)	ON.	N	±0.5	LSB
Zero-Code Error	ZCE	Code = 000 hex, V <sub>DD</sub> = 2.7V	OM.1	±6	±40	mV
Zero-Code Error Tempco	1001	TH WWW 100Y		2.3	N N	ppm/°C
Gain Error	GE	Code = 3FF hex	I.COm	-0.8	-3	%FS
Gain-Error Tempco	W.IOU	COM.	J CON	0.26		ppm/°C
DAC OUTPUT	1	01. N.1. W.10	col	1.1	ſ	
Output Voltage Range	WW .	No load (Note 4)	0	VT.M.	VDD	V
DC Output Impedance	WW.	Code = 200 hex	NY.CC	1.2	N	Ω
	W	$V_{DD} = 5V, V_{OUT} = $ full scale (short to GND)	N C	42.2	N.	
Short-Circuit Current	WW	$V_{DD} = 3V, V_{OUT} = $ full scale (short to GND)	15.1		mA	
	N.W.	V <sub>DD</sub> = 5V	- 100Y.	8	I.M.	
Wake-Up Time	WW	$V_{DD} = 3V$	8			μs
DAC Output Leakage Current		Power-down mode = high impedance, $V_{DD} = 5.5V, V_{OUT} = V_{DD} \text{ or GND}$ $\pm 0.1 \pm 1$		1±11	μA	
DIGITAL INPUTS (SCL, SDA)	V	WILLINDY.CO. TW W	11	0Y.	TIM	N
Input High Voltage VIH		WWW.100Y.COM.TW	0.7 x V <sub>DD</sub>	00Y.C	COM.T	V
Input Low Voltage VIL		WWW.1002.COM.TW	NWW	100X	0.3 x V <sub>DD</sub>	V
Input Hysteresis		WWW.100Y.COM.TW	0.05 x V <sub>DD</sub>	W.100	Y.CO.	V
Input Leakage Current		Digital inputs = 0 or $V_{DD}$ $\pm 0.1$ $\pm 1$		μA		
Input Capacitance		WW 100Y. COLTN		6		рF
DIGITAL OUTPUT (SDA)		WWW. OV.COD				
Output Logic Low Voltage	V <sub>OL</sub>	ISINK = 3mA			0.4	V
Three-State Leakage Current	١L	Digital inputs = 0 or V <sub>DD</sub>		±0.1	±1	μΑ
Three-State Output Capacitance				6		рF

## **10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAĆ**

#### ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +5.5V, \text{GND} = 0, \text{R}_{L} = 5k\Omega, \text{C}_{L} = 200\text{pF}, \text{T}_{A} = \text{T}_{MIN} \text{ to } \text{T}_{MAX}$ , unless otherwise noted. Typical values are at V<sub>DD</sub> = +5V, T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DYNAMIC PERFORMANCE	WTIE	WW 100Y.C. M.TW			1001.	Mon
Voltage-Output Slew Rate	SR	WWWWWWWWWWWWW		0.5	11005	V/µs
Voltage-Output Settling Time	CON.	To 1/2LSB code 100 hex to 300 hex or 300 hex to 100 hex (Note 5)		4	12	μs
Digital Feedthrough	1.00-1	Code = 000 hex, digital inputs from 0 to $V_{DD}$		0.2	10	nV-s
Digital-to-Analog Glitch Impulse	A'COM	Major-carry transition (code = 1FF hex to 200 hex and 200 hex to 1FF hex)	W	12		nV-s
POWER SUPPLIES	101.00	V.T.M. WY TOOM OW	. Two		W	100 -
Supply Voltage Range	VDD	The Way 100X.	2.7		5.5	V
Supply Current with	N.CC	All digital inputs at 0 or $V_{DD} = 3.6V$	WT.	100	170	100
No Load	100 1	All digital inputs at 0 or $V_{DD} = 5.5V$	NL.	130	190	N.10
Power-Down Supply Current	1 100Y.C	All digital inputs at 0 or $V_{DD} = 5.5V$	MIL	0.3	1	μA
TIMING CHARACTERISTICS (Fig	gure 1)	VIONTA WALLOUT	T.Mo		N.	
Serial Clock Frequency	fscl	COM WWW.	0	W	400	kHz
Bus-Free Time Between STOP and START Conditions	tBUF	Y.COM.TW WWW.100	1.3			μs
START Condition Hold Time	thd,sta	N.CO. TW WW. 100	0.6	WT.N		μs
SCL Pulse Width Low	tLOW	NWWWWW	1.3	VT.		μs
SCL Pulse Width High	thigh	CON'T ANALY	0.6	DVr.	N	μs
Repeated START Setup Time	tsu,sta	1002.001.11	0.6	OM.	-1	μs
Data Hold Time	thd,dat	WT WT WOULD	00	M	0.9	μs
Data Setup Time	tsu,dat	N. COMP. TW WWW	100	COn	WT	ns
SDA and SCL Receiving Rise Time	tr	(Note 5)	0		300	ns
SDA and SCL Receiving Fall Time	tf	(Note 5)	0.00	N.CO	300	ns
SDA Transmitting Fall Time	tf	(Note 5)	20 + 0.1Cb	100Y.C	250	ns
STOP Condition Setup Time	tsu,sto	WW LIDOX. CONTRACT	0.6	100%.	Mo	μs
Bus Capacitance	Cb	(Note 5)	NN V	Yan	400	pF
Maximum Duration of Suppressed Pulse Widths	tsp	WWW.100Y.COM.TW	0	N.100	50	ns

Note 1: All devices are 100% production tested at  $T_A = +25^{\circ}C$  and are guaranteed by design for  $T_A = T_{MIN}$  to  $T_{MAX}$ .

WWW.100Y.COM. **Note 2:** Static specifications are tested with the output unloaded.

Note 3: Linearity is guaranteed from codes 29 to 995.


Note 4: Offset and gain error limit the FSR.

Note 5: Guaranteed by design. Not production tested.

**MAX5811** 

## **10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAC**

**Typical Operating Characteristics** 




**MAX581** 

 $(V_{DD} = +5V, R_L = 5k\Omega, T_A = +25^{\circ}C.)$ 

## **10-Bit Low Power 2-Wire Interface Serial**, **Voltage-Output DAĆ**

#### **Typical Operating Characteristics (continued)**

 $(V_{DD} = +5V, R_L = 5k\Omega, T_A = +25^{\circ}C.)$ 



M/X/M

# 10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAC

#### Typical Operating Characteristics (continued) $(V_{DD} = +5V, R_L = 5k\Omega, T_A = +25^{\circ}C.)$ SETTLING TIME **MAJOR-CARRY TRANSITION MAJOR-CARRY TRANSITION** (POSITIVE) (POSITIVE) (NEGATIVE) MAX5811 too MAX5811 toc2 5V VDD 500mV/div n 001 OUT 5mV/div minnim 10mV/div OUT 2µs/div 2µs/div 100µs/div $C_{LOAD} = 200 pF$ CODE = 100 hex to 300 hex CLOAD = 200pF CODE = 200 hex to 1FF hex $R_L = 5k\Omega$ SETTLING TIME (NEGATIVE) **DIGITAL FEEDTHROUGH** MAX5811 to 500mV/div OUT WWW.100Y.COM. 2µs/div $C_{LOAD} = 200 pF$ WWW.100Y.COM. $C_{LOAD} = 200 pF$ CODE = 300 hex to 100 hex fscL = 12kHz

Note 6: The ability to drive loads less than  $5k\Omega$  is not implied.

M/X/M

**MAX581** 

## **10-Bit Low Power 2-Wire Interface Serial,** Voltage-Output DAC

#### **Pin Description**

PIN	NAME	FUNCTION
1	VDD	Power Supply and DAC Reference Input
2	GND	Ground
3	SDA	Bidirectional Serial Data I/O
4	SCL	Serial Clock Line
5	ADD	Address Select. A logic high sets the address LSB to 1, a logic low sets the address LSB to 0.
6	OUT	Analog Output

#### **Detailed Description**

The MAX5811 is a 10-bit, voltage-output DAC with an I<sup>2</sup>C/SMBus-compatible 2-wire interface. The device consists of a serial interface, power-down circuitry, input and DAC registers, a 10-bit resistor string DAC, unity-gain output buffer, and output resistor network. The serial interface decodes the address and control bits, routing the data to either the input or DAC register. Data can be directly written to the DAC register immediately updating the device output, or can be written to the input register sretain data as long as the device is powered.

#### **DAC Operation**

The MAX5811 uses a segmented resistor string DAC architecture, which saves power in the overall system and guarantees output monotonicity. The MAX5811's input coding is straight binary, with the output voltage given by the following equation:

$$V_{OUT} = \frac{V_{REF} \times (D)}{2^N}$$

where N = 10 (bits), and D = the decimal value of the input code (0 to 1023).

#### **Output Buffer**

The MAX5811 analog output is buffered by a precision, unity-gain follower that slews at about 0.5V/µs. The

buffer output swings rail-to-rail, and is capable of driving 5k $\Omega$  in parallel with 200pF. The output settles to  $\pm 0.5LSB$  within 4µs.

#### **Power-On Reset**

The MAX5811 features an internal POR circuit that initializes the device upon power-up. The DAC registers are set to zero scale and the device is powered-down with the output buffer disabled and the output pulled to GND through the 100k $\Omega$  termination resistor. Following power-up, a wake-up command must be initiated before any conversions are performed.

#### **Power-Down Modes**

The MAX5811 has three software-controlled low-power power-down modes. All three modes disable the output buffer and disconnect the DAC resistor string from VDD, reducing supply current draw to 300nA. In power-down mode 0, the device output is high impedance. In power-down mode 1, the device output is internally pulled to GND by a 1k $\Omega$  termination resistor. In power-down mode 2, the device output is internally pulled to GND by a 100k $\Omega$  termination resistor. Table 1 shows the power-down mode command words.

Upon wake-up, the DAC output is restored to its previous value. Data is retained in the input and DAC registers during power-down mode.

#### **Digital Interface**

The MAX5811 features an I $^2$ C/SMBus-compatible 2-wire interface consisting of a serial data line (SDA) and

	R-DOWN	MODE/FUNCTION			
PD1	PD0	WWW.exapy.COm			
0	0	Power-up device. DAC output restored to previous value.			
0	1	Power-down mode 0. Power-down device with output floating.			
1	0	Power-down mode 1. Power-down device with output terminated with $1k\Omega$ to GND.			
1	1	Power-down mode 2. Power-down device with output terminated with 100k $\Omega$ to GND.			

#### Table 1. Power-Down Command Bits


M/XI/M


#### \_\_\_\_

7

### **10-Bit Low Power 2-Wire Interface Serial,** Voltage-Output DAC

**MAX581** 





a serial clock line (SCL). The MAX5811 is SMBus compatible within the range of  $V_{DD} = 2.7V$  to 3.6V. SDA and SCL facilitate bidirectional communication between the MAX5811 and the master at rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The MAX5811 is a transmit/receive slave-only device, relying upon a master to generate a clock signal. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL to permit that transfer.

A master device communicates to the MAX5811 by transmitting the proper address followed by command and/or data words. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The MAX5811 SDA and SCL drivers are open-drain outputs, requiring a pullup resistor ( $500\Omega$  or greater) to generate a logic high voltage (see *Typical Operating Circuit*). Series resistors R<sub>S</sub> are optional. These series resistors protect the input stages of the MAX5811 from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

#### Bit Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals (see *START and STOP Conditions*). SDA and SCL idle high when the I<sup>2</sup>C bus is not busy.




Figure 2. START/STOP Conditions




Figure 3. Early STOP Condition

#### START and STOP Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-



N.M. COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## **10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAC**

low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5811. The master terminates transmission by issuing a not acknowledge followed by a STOP condition (*see Acknowledge Bit*). The STOP condition frees the bus. If a repeated START condition (Sr) is generated instead of a STOP condition, the bus remains active. When a STOP condition or incorrect address is detected, the MAX5811 internally disconnects SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

#### Early STOP Conditions

The MAX5811 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 3). This condition is not a legal I<sup>2</sup>C format; at least one clock pulse must separate any START and STOP conditions.

#### **Repeated START Conditions**

A REPEATED START (Sr) condition may indicate a change of data direction on the bus. Such a change occurs when a command word is required to initiate a read operation. Sr may also be used when the bus master is writing to several I<sup>2</sup>C devices and does not want to relinquish control of the bus. The MAX5811 serial interface supports continuous write operations with or without an Sr condition separating them. Continuous read operations require Sr conditions because of the change in direction of data flow.

#### Acknowledge Bit (ACK)

The acknowledge bit (ACK) is the ninth bit attached to any 8-bit data word. ACK is always generated by the receiving device. The MAX5811 generates an ACK when receiving an address or data by pulling SDA low during the ninth clock period. When transmitting data, the MAX5811 waits for the receiving device to generate an ACK. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

Slave Address A bus master initiates communication with a slave device by issuing a START condition followed by the 7bit slave address (Figure 4). When idle, the MAX5811 waits for a START condition followed by its slave address. The serial interface compares each address

#### 

#### Table 2. MAX5811 I<sup>2</sup>C Slave Addresses

PART	VADD	DEVICE ADDRESS (A <sub>6</sub> A <sub>0</sub> )			
MAX5811L	GND	0010 000			
MAX5811L	V <sub>DD</sub>	0010 001			
MAX5811M	GND	0010 010			
MAX5811M	V <sub>DD</sub>	0010 011			
MAX5811N	GND	0110 100			
MAX5811N	V <sub>DD</sub>	0110 101			
MAX5811P	GND	1010 100			
MAX5811P	VDD	1010 101			




Figure 4. Slave Address Byte Definition




Figure 5. Command Byte Definition

value bit by bit, allowing the interface to power down immediately if an incorrect address is detected. The LSB of the address word is the Read/Write (R/W) bit. R/W indicates whether the master is writing to or reading from the MAX5811 (R/W = 0 selects the write condition, R/W = 1 selects the read condition). After receiving the proper address, the MAX5811 issues an ACK by pulling SDA low for one clock cycle.

The MAX5811 has eight different factory/user-programmed addresses (Table 2). Address bits A6 through A1 are preset, while A0 is controlled by ADD. Connecting ADD to GND sets A0 = 0. Connecting ADD to V<sub>DD</sub> sets A0 = 1. This feature allows up to eight MAX5811s to share the same bus.

#### Write Data Format

In write mode (R/W = 0), data that follows the address byte controls the MAX5811 (Figure 5). Bits C3–C0 configure the MAX5811 (Table 3). Bits D9–D0 are DAC data. Bits S1 and S0 are sub-bits and are always zero. Input and DAC registers update on the falling edge of SCL during the acknowledge bit. Should the write cycle be prematurely aborted, data is not updated and the

## WWW.100Y.COM.TW 100Y.COM.T **10-Bit Low Power 2-Wire Interface Serial,** WWW.100Y.COM **Voltage-Output DAC**

	AL.	S	ERIAL D	DATA INPUT	14.1		COMPANY COMPANY
C3	C2	C1	CO	D9/PD1*	D8/PD0*	D7-D6	FUNCTION
1	1	0		DAC DATA	DAC DATA	DAC DATA	Load DAC with new data from the following data byte and update DAC output simultaneously as soon as data is available from the serial bus. The DAC and input registers are updated with the new data.
1	1	0	100 N. 100	DAC DATA	DAC DATA	DAC DATA	Load input register with data from the following data byte. DAC output remains unchanged.
1	1	1	010	DAC DATA	DAC DATA	DAC DATA	Load input register with data from the following data byte. Update DAC output to the previously stored data.
1	1	1	W1	00 × CO	X	XX 🔨	Update DAC output from input register. The device ignores any new data.
1	0	x	X	X	ON X	XX	Read data request. Data bits are ignored. The contents of the DAC register are available on the bus.
0	1	Х	Х	0	0	XX	Power up the device.
0	1	Х	X	0	COM.1	XX	Power-down mode 0. Power down device with output floating.
0	1	Х	x	WW.100	2 OM	XX	Power-down mode 1. Power down device with output terminated with $1k\Omega$ to GND.
0	1	х	Х	WWWW.1	NOYICOI	XX	Power-down mode 2. Power down device with output terminated with $100k\Omega$ to GND.

#### Table 3. Command Byte Definitions

\*When C3 = 0 and C2 = 1, data bits D9 and D8 write to the power-down registers (PD1 and PD0). X = Don't care.




Figure 6. Example Write Command Sequences

#### write cycle must be repeated. Figure 6 shows two example write data sequences.

Read Data Format In read mode (R/W = 1), the MAX5811 writes the contents of the DAC register to the bus. The direction of

## **10-Bit Low Power 2-Wire Interface Serial,** Voltage-Output DAC




Figure 7. Read Word Data Sequence




Figure 8. Powering the MAX5811 from an External Reference

data flow reverses following the address acknowledge by the MAX5811. The device transmits the first byte of data, waits for the master to acknowledge, then transmits the second byte. Figure 7 shows an example read data sequence.

#### I<sup>2</sup>C Compatibility

The MAX5811 is compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open drain that pulls the data line low during the ninth clock pulse. The *Typical Operating Circuit* shows a typical I<sup>2</sup>C application. The communication protocol supports the standard I<sup>2</sup>C 8-bit communications. The general call address is ignored. The MAX5811 address is compatible with the 7-bit I<sup>2</sup>C addressing protocol only. No 10-bit address formats are supported.

#### **Digital Feedthrough Suppression**

When the MAX5811 detects an address mismatch, the serial interface disconnects the SCL signal from the core circuitry. This minimizes digital feedthrough caused by the SCL signal on a static output. The serial interface reconnects the SCL signal once a valid START condition is detected.

#### **Applications Information**

#### Powering the Device from an External Reference

The MAX5811 uses the V<sub>DD</sub> as the DAC voltage reference. Any power-supply noise is directly coupled to the device output. The circuit in Figure 8 uses a precision voltage reference to power the MAX5811, isolating the device from any power-supply noise. Powering the MAX5811 in such a manner greatly improves overall performance, especially in noisy systems. The MAX6030 (3V, 75ppm/°C) or the MAX6050 (5V, 75ppm/°C) precision voltage references are ideal choices due to the low power requirements of the MAX5811.

#### **Digital Inputs and Interface Logic**


The MAX5811 2-wire digital interface is I<sup>2</sup>C and SMBus compatible. The two digital inputs (SCL and SDA) load the digital input serially into the DAC. Schmitt-trigger buffered inputs allow slow-transition interfaces such as

#### 

**MAX581** 

## **10-Bit Low Power 2-Wire Interface Serial,** Voltage-Output DAC

**MAX581** 



optocouplers to interface directly to the device. The digital inputs are compatible with CMOS logic levels.

#### Power-Supply Bypassing and Ground Management

Careful PC board layout is important for optimal system performance. Keep analog and digital signals separate to reduce noise injection and digital feedthrough. Use a ground plane to ensure that the ground return from GND to the power-supply ground is short and low impedance. Bypass V<sub>DD</sub> with a 0.1 $\mu$ F capacitor to ground as close to the device as possible.

#### Selector Guide

PART	ADDRESS
MAX5811LEUT	0010 00X
MAX5811MEUT	0010 01X
MAX5811NEUT	0110 10X
MAX5811PEUT	1010 10X


#### **Chip Information**

TRANSISTOR COUNT: 7172 PROCESS: BICMOS

## **10-Bit Low Power 2-Wire Interface Serial, Voltage-Output DAC**

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.