勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NM27C256 262,144-Bit (32K x 8) High

Performance

CMOS

EPROM

December 1993

# National Semiconductor

## NM27C256 262,144-Bit (32K x 8) High Performance CMOS EPROM

### **General Description**

WWW.100Y.COM

The NM27C256 is a 256K Electrically Programmable Read Only Memory. It is manufactured in National's latest CMOS split gate EPROM technology which enables it to operate at speeds as fast as 120 ns access time over the full operating range.


The NM27C256 provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 120 ns access time provides high speed operation with high-performance CPUs. The NM27C256 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The NM27C256, is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs. The NM27C256 is one member of a high density EPROM Family which range in densities up to 4 Mb.

#### **Features**

- High performance CMOS
   120 ns access time
- JEDEC standard pin configuration
   28-pin DIP package
  - 32-pin chip carrier
- Drop-in replacement for 27C256 or 27256
- Manufacturer's identification code

### **Block Diagram**



© 1995 National Semiconductor Corporation TL/D/10833

RRD-B30M65/Printed in U. S. A.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# WWW.100Y.COM.TW **Connection Diagrams**

WW.100Y.COM.TW

27C080	27C040	27C020	27C010	27C512	DIF	ONL	27C512	27C010	27C020	27C040	27C080
A19	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>		NM270			V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
A16	A16	A16	A16					XX/PGM	XX/PGM	A18	A18
A15	A15	A15	A15	A15		28 🗖 V <sub>CC</sub>	V <sub>CC</sub>	XX	A17	A17	A17
A12	A12	A12	A12	A12	— A12 2	27 🗖 A14 —	A14	A14	A14	A14	A14
A7	A7	A7	A7	A7	A7 🗖 3	26 🗖 A13 —	A13	A13	A13	A13	A13
A6	A6	A6	A6	A6	A6 🗖 4	25 🗖 A8 ——	A8	A8	A8	A8	A8
A5	A5	A5	A5	A5	- A5 🗖 5	24 🗖 A9 ——	A9	A9	A9	A9	A9
A4	A4	A4	A4	A4	A4 🗖 6	23 🗖 A11 —	A11	A11	A11	A11	A11
A3	A3	A3	A3	A3	— A3 🖬 7		OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE	OE/VP
A2	A2	A2	A2	A2	— A2 🗖 8	ノ 21日A10 —	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	— A1 9	20 CE/PGM -	CE/PGM	CE	CE	CE/PGM	CE/PG
AO	AO	AO	AO	AO	A0 - 10	19 07	07	07	07	07	07
00	00	00	00	00		18 06	06	O6	O6	06	06
01	01	01	01	01	- 01 - 12	17 05	O5	O5	O5	O5	O5
02	02	02	02	02	- 02 - 13	16 04	04	04	O4	04	04
GND	GND	GND	GND	GND	- GND 14	15 03	03	O3	O3	03	03

WWW.100Y.COM.TW

DOX.COM.TW

TL/D/10833-2 Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C256 pins.

Commercial Temp. Range (0°C to +70°C)  $V_{CC}=5V\,\pm10\%$ 

Parameter/Order Number	Access Time (ns)
NM27C256 Q, N, V 120	120
NM27C256 Q, N, V 150	150
NM27C256 Q, N, V 200	200

# Military Temp. Range ( $-55^{\circ}$ C to $+125^{\circ}$ C) V<sub>CC</sub> = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NM27C256 QM 150	150
NM27C256 QM 250	250

#### **Pin Names**

Symbol	Description
A0-A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
XX	Don't Care (during Read)

### Extended Temp. Range (-40°C to +85°C) $V_{CC}=5V\pm10\%$


Parameter/Order Number	Access Time (ns)
NM27C256 QE, NE, VE 120	120
NM27C256 QE, NE, VE 150	150
NM27C256 QE, NE, VE 200	200

Note: Surface mount PLCC package available for commercial and extended temperature ranges only.

Package Types: NM27C256 Q, N, V XXX

#### Q = Quartz-Windowed Ceramic DIP

- N = Plastic OTP DIP
- V = Surface-Mount PLCC
- · All packages conform to the JEDEC standard.
- · All versions are guaranteed to function for slower speeds.



2

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WY.COM.TW

WWW.100Y.COM.T

# WWW.100Y.COM.TW Absolute Maximum Ratings (Note 1)

WWW.100Y.COM.TW

OV.COM.TV

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C All Input Voltages except A9 with -0.6V to +7V Respect to Ground VPP and A9 with Respect -0.7V to +14V to Ground

V<sub>CC</sub> Supply Voltage with - 0.6V to +7V Respect to Ground

**ESD** Protection All Output Voltages with Respect to Ground

> 2000V

 $V_{CC}$  + 1.0V to GND -0.6V

## **Operating Range**

Range	Temperature	V <sub>cc</sub>
Comm'l	0°C to +70°C	+5V ±10%
Industrial	-40°C to +85°C	$+5V \pm 10\%$
Military	-55°C to +125°C	+5V ±10%

## **Read Operation**

WW.100Y.COM.TW

Symbol	Parameter	Test Conditions	Min	Max	Units
VIL	Input Low Level	WWW. OOY.COT	-0.5	0.8	v
V <sub>IH</sub>	Input High Level	NWW.10° COM-	2.0	$V_{CC} + 1$	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.5 \text{ mA}$	3.5	N	V
I <sub>SB1</sub> (Note 11)	V <sub>CC</sub> Standby Current (CMOS)	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{V}$	WT.	100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (TTL)	$\overline{CE} = V_{IH}$	NT.N	4	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Current TTL Inputs	$\overline{CE} = \overline{OE} = V_{IL}, f = 5 \text{ MHz}$ Inputs = $V_{IH}$ or $V_{IL}$ , I/O = 0 mA	MITW	35	mA
Ipp	V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC}$	WI.M.	10	μΑ
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage	N.Y.M.	$V_{CC} - 0.7$	V <sub>CC</sub>	V
lu 🦷	Input Load Current	$V_{IN} = 5.5 V \text{ or GND}$	-0 <sup>N_1</sup>	1	μA
ILO	Output Leakage Current	$V_{OUT} = 5.5V \text{ or GND}$	-10	10	μΑ

AC Electrical Characteristics Over Operating Range with V<sub>PP</sub> = V<sub>CC</sub>


Symbol	Parameter	1	00	1	20	1	50	2	00	Units
Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Min	Мах	Units
t <sub>ACC</sub>	Address to Output Delay		100	-	120		150	V7	200	N
t <sub>CE</sub>	CE to Output Delay	W.	100	4	120	1.700	150	N1.1	200	
t <sub>OE</sub>	OE to Output Delay	.I.	50		50	x1.100	50	L.M	50	
t <sub>DF</sub> (Note 2)	Output Disable to Output Float	Mon	30		35	W.10	45	OM.	55	ns
t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE or OE, Whichever Occurred First	0	VT.1	0	N.	0	100X.	CO	NT.I	

ax.coM.TW

3

WW.100Y.COM.TW

WWW




Progran	nming Characteristics (Not	es 1, 2, 3, 4 and 5)	MM	N.1001	COHttp	://wwv
Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time	Wn	1	N N N N	NY.COM	μs
tOES	OE Setup Time	ON.	1	N.W.Y	01	μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	WI.In	1	1	001.	μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	COMM	1	N.W.	. or Cu	μs
t <sub>DS</sub>	Data Setup Time	CON.	1	W	.100	μs
t <sub>AH</sub>	Address Hold Time	The second	0	W.	1100Y.	μs
t <sub>DH</sub>	Data Hold Time	A COMP.	1	NV.	No.	μs
tDF	Output Enable to Output Float Delay	$\overline{CE} = V_{ L }$	0	WW	60	Cons
t <sub>PW</sub>	Program Pulse Width	COM.	95	100	105	μs
toE	Data Valid from OE	$\overline{CE} = V_{IL}$	TW	N.	100	ns
Ipp	V <sub>PP</sub> Supply Current during Programming Pulse	$\overline{CE} = V_{IL}$	WT.	1	30	mA
Icc	V <sub>CC</sub> Supply Current		W		50	mA
TA	Temperature Ambient	N.100 CO	20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage	1001.	6.0	6.25	6.5	v
V <sub>PP</sub>	Programming Supply Voltage	N. S. OV.C	12.5	12.75	13.0	V
t <sub>FR</sub>	Input Rise, Fall Time	W.100-	5	-1	The second	ns
VIL	Input Low Voltage	100%	C.M.	0.0	0.45	V
VIH	Input High Voltage	WW.	2.4	4.0	WW	V
t <sub>IN</sub>	Input Timing Reference Voltage	W.100 *	0.8		2.0	V
tout	Output Timing Reference Voltage	100 × 100	0.8	NT.	2.0	V

WWW.100Y.COM.TW

WWW.100Y.COM.TW

### Programming Waveforms (Note 3)



Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{\mbox{\scriptsize PP}}$  or  $V_{\mbox{\scriptsize CC}}.$ 


Note 3: The maximum absolute allowable voltage which may be applied to the Vpp pin during programming is 14V. Care must be taken when switching the Vpp supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across Vpp, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the Fast Program Algorithm, at typical power supply voltages and timings

Note 5: During power up the  $\overline{PGM}$  pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100X.COM.TW



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# WWW.100Y.COM.TW **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V<sub>CC</sub> and VPP. The VPP power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

WWW.100Y.COM.TW

#### **Read Mode**

WW.100Y.COM.TW

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE/PGM) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time  $(t_{ACC})$  is equal to the delay from CE to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$ after the falling edge of OE, assuming that CE/PGM has been low and addresses have been stable for at least tACCtoE.

#### Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 385 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the CE/PGM input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output Disable**

The EPROM is placed in output disable by applying a TTL high signal to the OE input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

#### Output OB-Typing

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

a) the lowest possible memory power dissipation, and

b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that CE/PGM be decoded and used as the primary device selecting function, while OE be made a common connection to all devices in the array and connected to the

READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 14V on pin 1 (VPP) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the  $\mathsf{V}_{\mathsf{PP}}$ power supply is at 12.75V and OE is at VIH. It is required that at least a 0.1 µF capacitor be placed across VPP, VCC to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the CE/PGM input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 µs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 µs pulse.

The EPROM must not be programmed with a DC signal applied to the CE/PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirments. Like inputs of the parallel EP-ROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE/PGM input programs the paralleled EPROM.

#### Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs (including OE) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EP-ROM's CE/PGM input with VPP at 12.75V will program that EPROM. A TTL high level CE/PGM input inhibits the other EPROMs from being programmed.

WWW

WW.100Y.COM.TV

ax.coM.TW

7

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# WWW.100<u>Y</u>.COM.TW Functional Description (Continued)

#### **Program Verify**

WW.100Y.COM.TW

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with VPP at 12.75V. VPP must be at V<sub>CC</sub>, except during programming and program verify.

WWW.100Y.COM.TW

#### AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

#### MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for NM27C256 is "8F04", where "8F" designates that it is made by National Semiconductor, and "04" designates a 256K part.

The code is accessed by applying 12V  $\pm 0.5V$  to address pin A9. Addresses A1-A8, A10-A16, and all control pins are held at  $V_{IL}$ . Address pin A0 is held at  $V_{IL}$  for the manufacturer's code, and held at  $V_{\mbox{\scriptsize IH}}$  for the device code. The code is read on the eight data pins, O0-O7. Proper code access is only guaranteed at 25°C to ±5°C.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range. The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity imesexposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum EPROM erasure time for various light intensities

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated  $V_{\mbox{CC}}$  transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu$ F ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between  $V_{\mbox{CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

M.TW

WWW.10 Y.COM.TW

WWW.J0Y.COM.TW

LOOX.COM.TW .100X.COM.TW W.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.1005

# WWW.100Y.COM.TW **Mode Selection**

WW.100Y.COM.TW

WWW.100 WWW.19 The modes of operation of NM27C256 listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for VPP and A9 for device signature.

WWW.100Y.COM.TW

100X.COM.TW

Pins Mode	CE/PGM	ŌĒ	V <sub>PP</sub>	V <sub>cc</sub>	Outputs
Read	VIL	VIL	V <sub>CC</sub>	5.0V	Dout
Output Disable	X (Note 1)	VIH	Vcc	5.0V	High-Z
Standby	VIH	X	V <sub>CC</sub>	5.0V	High-Z
Programming	VIL	VIH	12.75V	6.25V	D <sub>IN</sub>
Program Verify	V <sub>IH</sub>	VIL	12.75V	6.25V	D <sub>OUT</sub>
Program Inhibit	VIH	VIH	12.75V	6.25V	High-Z


Pins	A0 (10)	A9 (24)	07 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	01 (12)	00 (11)	Hex Data
Manufacturer Code	VIL	12V	1	0	0	0	1	_1	1	1	8F
Device Code	VIH	12V	0	0	0	0	0	1	0	0	04

NWW.100Y.COM.TW MAX.COM.TW WWW.

a

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WY.COM.TW



11

### 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



