

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

May 2002

### DS90CR217/DS90CR218A +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz


### **General Description**

The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR218A receiver converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).


This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

### **Features**

- 20 to 85 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on TxINPUTs
- Low power consumption
- ±1V common-mode range (around +1.2V)
- Narrow bus reduces cable size and cost
- Up to 1.785 Gbps throughput
- Up to 223 Mbytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 48-lead TSSOP package







### Absolute Maximum Ratings (Note 1)DS90CR218AIf Military/Aerospace specified devices are required,<br/>please contact the National Semiconductor Sales Office/<br/>Distributors for availability and specifications.Package Derating<br/>DS90CR217<br/>DS90CR218A

Supply Voltage (V <sub>CC</sub> )	-0.3V to +4V				
CMOS/TTL Input Voltage	-0.5V to (V <sub>CC</sub> + 0.3V)				
CMOS/TTL Output Voltage	-0.3V to (V <sub>CC</sub> + 0.3V)				
LVDS Receiver Input Voltage	-0.3V to (V <sub>CC</sub> + 0.3V)				
LVDS Driver Output Voltage	-0.3V to (V <sub>CC</sub> + 0.3V)				
LVDS Output Short					
Circuit Duration Contin					
Junction Temperature	+150°C				
Storage Temperature Range	-65°C to +150°C				
Lead Temperature					
(Soldering, 4 sec.)	+260°C				
Maximum Package Power Dissipat	ion @ +25°C				
MTD48 (TSSOP) Package:					
DS90CR217	1.98 W				

1.89 W
N1001. COM.TV
16 mW/°C above +25°C
15 mW/°C above +25°C
W1001. OM.TV
> 7kV
> 700V
> ±300mA

### Recommended Operating Conditions

n Max	Units
3 3.6	V
5 +70	°C
2.4	V
100	mV <sub>PP</sub>
	3 3.6 5 +70 2.4

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
CMOS/TTL DC SPECIFICATIONS		Wn	NWW		WT.	1	NN.
VIH	High Level Input Voltage	COMPT	WW.In	2.0	A. A	V <sub>cc</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	-oM.TW	GND	Mr.I.	0.8	V	
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -0.4 mA	WW	2.7	3.3	4	V
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = 2 \text{ mA}$	WWW.	N.C.	0.06	0.3	V
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA	WW.		-0.79	-1.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0.4V, 2.5V or	V <sub>cc</sub>	1001.	+1.8	+15	μA
	WWW.	V <sub>IN</sub> = GND	MM.	-10	0	TN	μA
l <sub>os</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V	WW		-60	-120	mA
LVDS D	RIVER DC SPECIFICATIONS	100 COM		W.100	<1 CO <sup>1</sup>	1.	
V <sub>OD</sub>	Differential Output Voltage	$R_L = 100\Omega$	N	250	290	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Complimentary Output States	W.100Y.COM		NW.1	DATC	35	mV
V <sub>os</sub>	Offset Voltage (Note 4)	N 100X. ON.TW W		1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Complimentary Output States	WW.100Y.COM	NWW	1001.	35	mV	
l <sub>os</sub>	Output Short Circuit Current	$V_{OUT} = 0V, R_{L} = 10$		-3.5	-5	mA	
l <sub>oz</sub>	Output TRI-STATE Current	$\overline{PWR DWN} = 0V, V$	MAG	±1	±10	μA	
LVDS R	ECEIVER DC SPECIFICATIONS	WWW. OV.C	WT	WW	10	N.CU	11
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +1.2V$			WW.L	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold	W. 1001.	New 1002. CONT.		.WID	1	mV
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V, V_{CC} =$	3.6V	V		±10	μA
		$V_{IN} = 0V, V_{CC} = 3.6$	SV.CO		NN AL	±10	μA
TRANS	MITTER SUPPLY CURRENT	WW.In	TCOM.	1			1
I <sub>CCTW</sub>	Transmitter Supply Current	$R_L = 100\Omega$ ,	f = 33 MHz		28	42	mA
	Worst Case (with Loads)	$C_L = 5 \text{ pF},$	f = 40 MHz		29	47	mA
		Worst Case Pattern	f = 66 MHz		34	52	mA
		(Figures 1, 2)	f = 85 MHz	-	39	57	mA
I <sub>CCTZ</sub>	Transmitter Supply Current Power Down	PWR DWN = Low   Driver Outputs in T   under Powerdown I			10	55	μΑ
胜特 胜特	特力材料 886-3-5753170 力电子(上海) 86-21-54151736 力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	3				www	national

### Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions		Min	Тур	Max	Units
RECEIVE	R SUPPLY CURRENT	T any Const	N NN	2100	N.Co	VIII	
ICCRW	Receiver Supply Current Worst	C <sub>L</sub> = 8 pF,	f = 33 MHz	11.	49	60	mA
Case	Case	Worst Case	f = 40 MHz	N.W.I	53	65	mA
	NTW WY	Pattern	f = 66 MHz		78	100	mA
	N.COMMENT W	(Figures 1, 3)	f = 85 MHz		90	115	mA
I <sub>CCRZ</sub>	Receiver Supply Current Power Down	PWR DWN     = Low       Receiver Outputs     S       Powerdown     Mode	tay Low during	WWW	140	400	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V\_{CC} = 3.3V and T\_A = +25  $^\circ\text{C}.$ 

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except  $V_{OD}$  and  $\Delta V_{OD}$ ).

Note 4: V<sub>OS</sub> previously referred as V<sub>CM</sub>.

### **Transmitter Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Max Units	Тур	Min	N.COM.	Parameter					
1.5 ns	).75	-	CON.	LVDS Low-to-High Transition Time (Figure 2)					
1.5 ns	0.75	L.M.	LVDS High-to-Low Transition Time (Figure 2)						
6.0 ns	1	1.0	MAY.COM	TxCLK IN Transition Time (Figure 4)	TCIT				
0.20 ns	0	-0.20	f = 85 MHz	Transmitter Output Pulse Position for Bit0 (Figure 15)	TPPos0				
1.88 ns	1.68	1.48	N.1001.00	Transmitter Output Pulse Position for Bit1	TPPos1				
3.56 ns	3.36	3.16	1001.00	Transmitter Output Pulse Position for Bit2	TPPos2				
5.24 ns	5.04	4.84	N.L.	Transmitter Output Pulse Position for Bit3	TPPos3				
6.92 ns	6.72	6.52	WW.100	Transmitter Output Pulse Position for Bit4	TPPos4				
8.60 ns	3.40	8.20	W.1001.	Transmitter Output Pulse Position for Bit5					
0.28 ns	0.08	9.88	1001	Transmitter Output Pulse Position for Bit6					
50 ns	T	11.76	TxCLK IN Period (Figure 6)						
.65T ns	).5T	0.35T	TxCLK IN High Time (Figure 6)						
).65T ns	).5T	0.35T	TxCLK IN Low Time (Figure 6)						
ns	NT.	2.5	f = 85 MHz	TxIN Setup to TxCLK IN (Figure 6) f = 85 MHz					
ns	17	0.0	WWW.1	TxIN Hold to TxCLK IN (Figure 6)					
6.3 ns	Nr	3.8	8)	TxCLK IN to TxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 3.3V (Figure 8)					
10 ms	M.I	1001.	N. T.	Transmitter Phase Lock Loop Set (Figure 10)	TPLLS				
100 ns	1	1001	MM.	Transmitter Powerdown Delay (Figure 13)					
2 ns	<b>U</b> M	N.2	WW	TxCLK IN Cycle-to-Cycle Jitter					
	NI-7 OM-1 CON CON	3.8	8) 8) 386-3-5753170	TxCLK IN to TxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 3.3V (Figure     Transmitter Phase Lock Loop Set (Figure 10)     Transmitter Powerdown Delay (Figure 13)     TxCLK IN Cycle-to-Cycle Jitter	THTC TCCD TPLLS TPDD TJIT				


WW	勝特力材料 886-3-5753170
	胜特力电子(上海) 86-21-54151736
	胜特力电子(深圳) 86-755-83298787
N	Http://www.100y.com.tw

	ver Switching Characteristics mmended operating supply and temperature ranges unless	otherwise specified				
Symbol	Parameter	WTI	Min	Тур	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 3)	COMP	VII	2.0	3.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 3)	COM.		1.8	3.5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 16)	f = 85 MHz	0.49	0.84	1.19	ns
RSPos1	Receiver Input Strobe Position for Bit 1	2.17	2.52	2.87	ns	
RSPos2	Receiver Input Strobe Position for Bit 2	3.85	4.20	4.55	ns	
RSPos3	Receiver Input Strobe Position for Bit 3	5.53	5.88	6.23	ns	
RSPos4	Receiver Input Strobe Position for Bit 4	7.21	7.56	7.91	ns	
RSPos5	Receiver Input Strobe Position for Bit 5	8.89	9.24	9.59	ns	
RSPos6	Receiver Input Strobe Position for Bit 6	Receiver Input Strobe Position for Bit 6				ns
RSKM	RxIN Skew Margin (Note 5) (Figure 17)	f = 85 MHz	290		.W.I	ps
RCOP	RxCLK OUT Period (Figure 7)	1100Y.C.C.	11.76	Т	50	ns
RCOH	RxCLK OUT High Time (Figure 7)	f = 85 MHz	4	5 <	6.5	ns
RCOL	RxCLK OUT Low Time (Figure 7)	NN .100 CO	3.5	5	6	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 7)	3.5			ns	
RHRC	RxOUT Hold to RxCLK OUT (Figure 7)	3.5		N.	ns	
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 3.3V (Not	te 6)( <i>Figure 9</i> )	5.5	7	9.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 11)	WW.Ino	COM.,		10	ms
RPDD	Receiver Powerdown Delay (Figure 14)	I and.		1	μs	

Note 5: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window). This margin allows LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and source clock jitter less than 250 ps.


Note 6: Total latency for the channel link chipset is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency for the 217/287 transmitter and 218A/288A receiver is: (T + TCCD) + (2\*T + RCCD), where T = Clock period.

### **AC Timing Diagrams**



DS90CR217/DS90CR218A





100Y.COM.T

### AC Timing Diagrams (Continued)




FIGURE 7. DS90CR218A (Receiver) Setup/Hold and High/Low Times




FIGURE 8. DS90CR217 (Transmitter) Clock In to Clock Out Delay








FIGURE 9. DS90CR218A (Receiver) Clock In to Clock Out Delay




勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw









36 787

C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos — Transmitter output pulse position (min and max) RSKM  $\geq$  Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 10) + ISI (Inter-symbol interference) (Note 11)

Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 10) + ISI (inter-symbol interference) (Note 11) Cable Skew — typically 10 ps−40 ps per foot, media dependent

Note 10: Cycle-to-cycle jitter is less than 250 ps at 85MHz

Note 11: ISI is dependent on interconnect length; may be zero

FIGURE 17. Receiver LVDS Input Skew Margin

### **Applications Information**

The DS90CR217 and DS90CR218A are backward compatible with the existing 5V Channel Link transmitter/receiver pair (DS90CR213, DS90CR214). To upgrade from a 5V to a 3.3V system the following must be addressed:

- 1. Change 5V power supply to 3.3V. Provide this supply to the V\_{CC}, LVDS V\_{CC} and PLL V\_{CC}.
- Transmitter input and control inputs except 3.3V TTL/ CMOS levels. They are not 5V tolerant.
- 3. The receiver powerdown feature when enabled will lock receiver output to a logic low. However, the 5V/66 MHz receiver maintain the outputs in the previous state when powerdown occurred.

### DS90CR217 Pin Description—Channel Link Transmitter

Pin Name	I/O	No.	Description
TxIN	1	21	TTL level input.
TxOUT+	0	3	Positive LVDS differential data output.
TxOUT-	0	3	Negative LVDS differential data output.
TxCLK IN	I	1	TTL level clock input. The rising edge acts as data strobe. Pin name TxCLK IN. See Applications Information section.
TxCLK OUT+	0	1	Positive LVDS differential clock output.
TxCLK OUT-	0	1	Negative LVDS differential clock output.
PWR DWN	I	1	TTL level input. Assertion (low input) TRI-STATEs the outputs, ensuring low current at power down. See Applications Information section.
V <sub>cc</sub>	1	4	Power supply pins for TTL inputs.
GND	1	5	Ground pins for TTL inputs.
PLL V <sub>CC</sub>		1	Power supply pins for PLL.
PLL GND	I	2	Ground pins for PLL.
LVDS V <sub>CC</sub>	1	1	Power supply pin for LVDS outputs.
LVDS GND	1	3	Ground pins for LVDS outputs.

### DS90CR218A Pin Description—Channel Link Receiver

Pin Name	I/O	No.	Description	
RxIN+	I	3	Positive LVDS differential data inputs.	
RxIN-	I	3	Negative LVDS differential data inputs.	
RxOUT	0	21	TTL level data outputs.	
RxCLK IN+	I	1	Positive LVDS differential clock input.	
RxCLK IN-	I	1	Negative LVDS differential clock input.	

### Applications Information (Continued)

### DS90CR218A Pin Description—Channel Link Receiver (Continued)

Pin Name	1/0	No.	Description
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe. Pin name RxCLK OUT.
PWR DWN	110	1	TTL level input. When asserted (low input) the receiver outputs are low.
V <sub>cc</sub>	U I	4	Power supply pins for TTL outputs.
GND	CON	5	Ground pins for TTL outputs.
PLL V <sub>CC</sub>	1.00	1	Power supply for PLL.
PLL GND	1	2	Ground pin for PLL.
LVDS V <sub>CC</sub>	N.1.	1	Power supply pin for LVDS inputs.
LVDS GND		3	Ground pins for LVDS inputs.

The Channel Link devices are intended to be used in a wide variety of data transmission applications. Depending upon the application the interconnecting media may vary. For example, for lower data rate (clock rate) and shorter cable lengths (< 2m), the media electrical performance is less critical. For higher speed/long distance applications the media's performance becomes more critical. Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs). Twin-coax for example, has been demonstrated at distances as great as 5 meters and with the maximum data transfer of 1.785 Gbit/s. Additional applications information can be found in the following National Interface Application Notes:

AN = ####	Торіс
AN-1041	Introduction to Channel Link
AN-1108	Channel Link PCB and Interconnect
	Design-In Guidelines
AN-1109	Multi-Drop Channel-Link Operation
AN-806	Transmission Line Theory
AN-905	Transmission Line Calculations and
	Differential Impedance
AN-916	Cable Information

**CABLES:** A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The 21-bit CHANNEL LINK chipset (DS90CR217/218A) requires four pairs of signal wires and the 28-bit CHANNEL LINK chipset (DS90CR287/288A) requires five pairs of signal wires. The ideal cable/connector interface would have a constant  $100\Omega$  differential impedance throughout the path. It is also recommended that cable skew remain below 90ps (@ 85 MHz clock rate) to maintain a sufficient data sampling window at the receiver.

In addition to the four or five cable pairs that carry data and clock, it is recommended to provide at least one additional conductor (or pair) which connects ground between the transmitter and receiver. This low impedance ground provides a common-mode return path for the two devices. Some of the more commonly used cable types for point-topoint applications include flat ribbon, flex, twisted pair and Twin-Coax. All are available in a variety of configurations and options. Flat ribbon cable, flex and twisted pair generally perform well in short point-to-point applications. When using ribbon cable, it is recommended to place a ground line between each differential pair to act as a barrier to noise coupling between adjacent pairs. For Twin-Coax cable applications, it is recommended to utilize a shield on each cable pair. All extended point-to-point applications should also employ an overall shield surrounding all cable pairs regardless of the cable type. This overall shield results in improved transmission parameters such as faster attainable speeds, longer distances between transmitter and receiver and reduced problems associated with EMS or EMI.

The high-speed transport of LVDS signals has been demonstrated on several types of cables with excellent results. However, the best overall performance has been seen when using Twin-Coax cable. Twin-Coax has very low cable skew and EMI due to its construction and double shielding. All of the design considerations discussed here and listed in the supplemental application notes provide the subsystem communications designer with many useful guidelines. It is recommended that the designer assess the tradeoffs of each application thoroughly to arrive at a reliable and economical cable solution.

**RECEIVER FAILSAFE FEATURE:**These receivers have input failsafe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs will be in a HIGH state. If a clock signal is present, data outputs will all be HIGH; if the clock input is also floating/terminated, data outputs will remain in the last valid state. A floating/terminated clock input will result in a HIGH clock output.

BOARD LAYOUT: To obtain the maximum benefit from the noise and EMI reductions of LVDS, attention should be paid to the layout of differential lines. Lines of a differential pair should always be adjacent to eliminate noise interference from other signals and take full advantage of the noise canceling of the differential signals. The board designer should also try to maintain equal length on signal traces for a given differential pair. As with any high-speed design, the impedance discontinuities should be limited (reduce the numbers of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in the other line of the differential pair. Care should be taken to ensure that the differential trace impedance match the differential impedance of the selected physical media (this impedance should also match the value of the termination resistor that is connected across the differential pair at the receiver's input). Finally, the location of the CHANNEL LINK TxOUT/RxIN pins should be as close as possible to the board edge so as to eliminate excessive pcb runs. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and EMI.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


### Applications Information (Continued)

**UNUSED INPUTS:** All unused inputs at the TxIN inputs of the transmitter may be tied to ground or left no connect. All unused outputs at the RxOUT outputs of the receiver must then be left floating.

**TERMINATION:** Use of current mode drivers requires a terminating resistor across the receiver inputs. The CHAN-NEL LINK chipset will normally require a single  $100\Omega$  resistor between the true and complement lines on each differential


pair of the receiver input. The actual value of the termination resistor should be selected to match the differential mode characteristic impedance ( $90\Omega$  to  $120\Omega$  typical) of the cable. *Figure 18* shows an example. No additional pull-up or pull-down resistors are necessary as with some other differential technologies such as PECL. Surface mount resistors are recommended to avoid the additional inductance that accompanies leaded resistors. These resistors should be placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines.

DS90CR217/DS90CR218A





**DECOUPLING CAPACITORS:** Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach three parallel-connected decoupling capacitors (Multi-Layered Ceramic type in surface mount form factor) between each  $V_{\rm CC}$  and the ground plane(s) are recommended. The three capacitor values are 0.1 µF, 0.01 µF and 0.001 µF. An example is shown in *Figure 19*. The designer should employ wide traces for power and ground and ensure each capacitor has its own via to the ground plane. If board space is limiting the number of bypass capacitors, the PLL  $V_{\rm CC}$  should receive the most filtering/bypassing. Next would be the LVDS  $V_{\rm CC}$  pins and finally the logic  $V_{\rm CC}$  pins.



### FIGURE 19. CHANNEL LINK Decoupling Configuration

**CLOCK JITTER:** The CHANNEL LINK devices employ a PLL to generate and recover the clock transmitted across the LVDS interface. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. For example, a 85 MHz clock has a period of 11.76 ns which results in a data bit width of 1.68 ns. Differential skew ( $\Delta$ t within one differential pair), interconnect skew ( $\Delta$ t of one differential pair to another) and clock jitter will all reduce the available window for sampling the LVDS serial data streams. Care must be taken to ensure that the clock input to the transmitter be a clean low noise signal. Individual bypassing of each V<sub>CC</sub> to

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw ground will minimize the noise passed on to the PLL, thus creating a low jitter LVDS clock. These measures provide more margin for channel-to-channel skew and interconnect skew as a part of the overall jitter/skew budget.

**COMMON-MODE vs. DIFFERENTIAL MODE NOISE MAR-GIN:** The typical signal swing for LVDS is 300 mV centered at +1.2V. The CHANNEL LINK receiver supports a 100 mV threshold therefore providing approximately 200 mV of differential noise margin. Common-mode protection is of more importance to the system's operation due to the differential data transmission. LVDS supports an input voltage range of Ground to +2.4V. This allows for a ±1.0V shifting of the center point due to ground potential differences and common-mode noise.

**TRANSMITTER INPUT CLOCK:** The transmitter input clock must always be present when the device is enabled ( $\overrightarrow{PWR}$   $\overrightarrow{DWN}$  = HIGH). If the clock is stopped, the  $\overrightarrow{PWR}$   $\overrightarrow{DWN}$  pin must be used to disable the PLL. The  $\overrightarrow{PWR}$   $\overrightarrow{DWN}$  pin must be held low until after the input clock signal has been reapplied. This will ensure a proper device reset and PLL lock to occur.

**POWER SEQUENCING AND POWERDOWN MODE:** Outputs of the CHANNEL LINK transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and data outputs will begin to toggle 10 ms after  $V_{CC}$  has reached 3V and the Powerdown pin is above 1.5V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5  $\mu$ W (typical).

The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter input clock may also be applied after power up; however, the use of the PWR DWN pin is required as described in the Transmitter Input Clock section. Do not power up and enable ( $\overline{PWR}$  $\overline{DWN} = HIGH$ ) the transmitter without a valid clock signal applied to the TxCLK IN pin.


The CHANNEL LINK chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver

13

### Applications Information (Continued)


clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are

shorted to V<sub>CC</sub> through an internal diode. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.



### FIGURE 20. Single-Ended and Differential Waveforms

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Français Tel: +33 (0) 1 41 91 8790

www.national.com