

Quad SPST JFET Analog Switches

LF11331, LF13331 4 Normally Open Switches with Disable LF11332, LF13332 4 Normally Closed Switches with Disable

LF11333, LF13333 2 Normally Closed Switches and 2 Normally Open Switches with Disable

LF11201, LF13201 4 Normally Closed Switches

LF11202, LF13202 4 Normally Open Switches


General Description

These devices are a monolithic combination of bipolar and JFET technology producing the industry's first one chip quad JFET switch. A unique circuit technique is employed to maintain a constant resistance over the analog voltage range of \pm 10V. The input is designed to operate from minimum TTL levels, and switch operation also ensures a breakbefore-make action.

These devices operate from $\pm\,15V$ supplies and swing a $\pm\,10V$ analog signal. The JFET switches are designed for applications where a dc to medium frequency analog signal needs to be controlled.

Features

- Analog signals are not loaded
- \blacksquare Constant "ON" resistance for signals up to $\pm\,10V$ and 100 kHz
- Pin compatible with CMOS switches with the advantage of blow out free handling
- Small signal analog signals to 50 MHz
- Break-before-make action
- High open switch isolation at 1.0 MHz
- Low leakage in "OFF" state
- TTL, DTL, RTL compatibility
- Single disable pin opens all switches in package on LF11331, LF11332, LF11333
- LF11201 is pin compatible with DG201



RRD-B30M75/Printed in U. S. A.

January 1995

toff < ton

-50 dB

<1.0 nA

11331 13201

F11202/LF13202

13331/LF

11332/

Quad

3332

I SPS

Absolute Maximum Rat	ings 100 ^{Y.COP}	N.TW WWALL	00Y.CONIT
If Military/Aerospace specified de please contact the National Ser Office/Distributors for availability a	vices are required, miconductor Sales	Power Dissipation (Note 2) Molded DIP (N Suffix) Cavity DIP (D Suffix)	500 mV 900 mV
(Note 1) Supply Voltage (V _{CC} -V _{EE}) Reference Voltage	36V V _{EE} ≤V _B ≤V _{CC}	Operating Temperature Range LF11201, 2 and LF11331, 2, 3 LF13201, 2 and LF13331, 2, 3	−55°C to +125°0 0°C to +70°0
	$1.0V \le V_{IN} \le V_{R} + 6.0V$	Storage Temperature	-65°C to +150°
Analog Current	$V_{EE} \leq V_A \leq V_{CC} + 6V;$ $V_A \leq V_{EE} + 36V$ $ I_A < 20 \text{ mA}$	Soldering Information N and D Package (10 sec.) SO Package Vapor Phase (60 sec.) Infrared (15 sec.)	300° 215° 220°

WWW.100Y.COM.TW

Electrical Characteristics (Note 3)

WWW.100Y.COM.TW

Symbol	Parameter	Conditions		LF11331/2/3 LF11201/2			LF13331/2/3 LF13201/2		Units	
	1001. JUL	1001.	M.L	Min	Тур	Max	Min	Тур	Max	00 ×
R _{ON}	"ON" Resistance	$V_A = 0, I_D = 1 \text{ mA}$	T _A =25°C	Z	150				250	
Boy Match	"ON" Resistance Matching	WW.100	T _A =25°C		200 5	300 20		200	350 50	Ω Ω
VA	Analog Range	1002.	TA 200	±10	±11		±10	±11	00	V
IS(ON) +	Leakage Current in "ON" Condition	Switch "ON," $V_S = V_D = \pm 10V$	$T_A = 25^{\circ}C$		0.3	5	ļ	0.3	10	nA
ID(ON)		0	-	1.1	3	100		3	30	nA
IS(OFF)	Source Current in "OFF" Condition	Switch "OFF," $V_S = +10V$, $V_D = -10V$	T _A =25°C		0.4	5		0.4	10 30	nA nA
ID(OFF)	Drain Current in "OFF" Condition	Switch "OFF," $V_S = +10V$,	T _A =25°C	Wr.	0.1	5		0.1	10	nA
	WT 100Y.CO TY	$V_D = -10V$	1A-25 C		3	100	-	3	30	nA
V _{INH}	Logical "1" Input Voltage	N WWW.		2.0			2.0		0.0	V
V _{INL} I _{INH}	Logical "0" Input Voltage Logical "1" Input Current	V _{IN} =5V	T _A = 25°C	10	3.6	0.8		3.6	0.8 40	ν μA
	NN CONTRACT		1001.		0.0	25		0.0	100	μA
I _{INL}	Logical "0" Input Current	V _{IN} =0.8	T _A =25°C	CC	171-	0.1	N		0.1	μΑ μΑ
t _{ON}	Delay Time "ON"	$V_{S} = \pm 10V$, (Figure 3)	T _A =25°C		500	1.0		500	<u> </u>	ns
tOFF	Delay Time "OFF"	$V_{\rm S} = \pm 10V$, (Figure 3)	T _A =25°C		90	1	N	90		ns
t _{ON} -t _{OFF}	Break-Before-Make	$V_S = \pm 10V$, (Figure 3)	$T_A = 25^{\circ}C$	-1	80	17.		80		ns
C _{S(OFF)} C _{D(OFF)}	Source Capacitance Drain Capacitance	Switch "OFF," $V_S = \pm 10V$ Switch "OFF," $V_D = \pm 10V$	$T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$	2.	4.0	M	T	4.0		pF pF
$C_{S(ON)} +$	Active Source and Drain Capacitance	Switch "ON," $V_S = V_D = 0V$	$T_A = 25^{\circ}C$		5.0	0.42		5.0		pF
C _{D(ON)}	N 1 1001.			, U ,	-		1.1			
ISO(OFF)	"OFF" Isolation	(Figure 4), (Note 4)	$T_A = 25^{\circ}C$		-50			-50		dB
CT SR	Crosstalk Analog Slew Rate	<i>(Figure 4)</i> , (Note 4) (Note 5)	$T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$	100	-65 50	c 0	Wr.	-65 50	κī.	dΒ V/μs
I _{DIS}	Disable Current	(<i>Figure 5</i>), (Note 6)	$T_A = 25^{\circ}C$		0.4	1.0		0.6	1.5	mA
DIO	N.I.	CONTRACT			0.6	1.5	0N	0.9	2.3	mA
I _{EE}	Negative Supply Current	All Switches "OFF," $V_S = \pm 10V$	$T_A = 25^{\circ}C$	N.)	3.0	5.0	-01	4.3	7.0	mA
I _R	Reference Supply Current	All Switches "OFF," $V_S = \pm 10V$	$T_A = 25^{\circ}C$		4.2	7.5		6.0 2.7	10.5 5.0	mA mA
'n			-A 200	W	2.8	6.0	C	3.8	7.5	mA
ICC	Positive Supply Current	All Switches "OFF," $V_S = \pm 10V$	$T_A = 25^{\circ}C$		4.5	6.0		7.0	9.0	mA
					6.3	9.0	110	9.8	13.5	mA

Note 1: Refer to RETSF11201X, RETSF11331X, RETSF11332X and RETSF11333X for military specifications.

Note 2: For operating at high temperature the molded DIP products must be derated based on a + 100°C maximum junction temperature and a thermal resistance

Note 3: Unless otherwise specified, V_{CC} = +15V, V_{EE} = -15V, V_R =0V, and limits apply for -55°C ≤ T_A ≤ +125°C for the LF11331/2/3 and the LF11201/2, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for the LF13331/2/3 and the LF13201/2.

Note 4: These parameters are limited by the pin to pin capacitance of the package.

Note 5: This is the analog signal slew rate above which the signal is distorted as a result of finite internal slew rates.

Note 6: All switches in the device are turned "OFF" by saturating a transistor at the disable node as shown in Figure 5. The delay time will be approximately equal to the t_{ON} or t_{OFF} plus the delay introduced by the external transistor.

2


Note 7: This graph indicates the analog current at which 1% of the analog current is lost when the drain is positive with respect to the source.


Note 8: $\theta_{\rm JA}$ (Typical) Thermal Resistance Molded DIP (N) 85°C/W

Cavity DIP (D) 100°C/W Small Outline (M) 105°C/W

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


WWW.100Y.COM.TW





.00Y.COM

4



WWW.100Y.COM **Application Hints**

WW.100Y.COM.TV

GENERAL INFORMATION

These devices are monolithic quad JFET analog switches with "ON" resistances which are essentially independent of analog voltage or analog current. The leakage currents are typically less than 1 nA at 25°C in both the "OFF" and "ON" switch states and introduce negligible errors in most applications. Each switch is controlled by minimum TTL logic levels at its input and is designed to turn "OFF" faster than it will turn "ON." This prevents two analog sources from being transiently connected together during switching. The switches were designed for applications which require break-before-make action, no analog current loss, medium speed switching times and moderate analog currents.

Because these analog switches are JFET rather than CMOS, they do not require special handling.

LOGIC INPUTS

The logic input (IN), of each switch, is referenced to two forward diode drops (1.4V at 25°C) from the reference supply (V_R) which makes it compatible with DTL, RTL, and TTL logic families. For normal operation, the logic "0" voltage can range from 0.8V to -4.0V with respect to V_R and the logic "1" voltage can range from 2.0V to 6.0V with respect to V_R , provided V_{IN} is not greater than (V_{CC} -2.5V). If the input voltage is greater than (V_{CC} -2.5V), the input current will increase. If the input voltage exceeds 6.0V or -4.0Vwith respect to V_R, a resistor in series with the input should be used to limit the input current to less than 100µA.

ANALOG VOLTAGE AND CURRENT

Analog Voltage

Each switch has a constant "ON" resistance (RON) for analog voltages from (V_{EE}+5V) to (V_{CC}-5V). For analog voltages greater than (V_{CC}-5V), the switch will remain ON independent of the logic input voltage. For analog voltages less than (V_{EE}+5V), the ON resistance of the switch will increase. Although the switch will not operate normally when the analog voltage is out of the previously mentioned range, the source voltage can go to either (V_{EE}+36V) or (V_{CC}+6V), whichever is more positive, and can go as negative as V_{EE} without destruction. The drain (D) voltage can also go to either (V_{EE} +36V) or (V_{CC} +6V), whichever is more positive, and can go as negative as (V_{CC} -36V) without destruction.

Analog Current

With the source (S) positive with respect to the drain (D), the RON is constant for low analog currents, but will increase at higher currents (>5 mA) when the FET enters the saturation region. However, if the drain is positive with respect to the source and a small analog current loss at high analog currents (Note 6) is tolerable, a low $\ensuremath{\mathsf{R}_{\text{ON}}}$ can be maintained for analog currents greater than 5 mA at 25°C.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

LEAKAGE CURRENTS

The drain and source leakage currents, in both the ON and the OFF states of each switch, are typically less than 1 nA at 25°C and less than 100 nA at 125°C. As shown in the typical curves, these leakage currents are Dependent on power supply voltages, analog voltage, analog current and the source to drain voltage.

DELAY TIMES

The delay time OFF (t_{OFF}) is essentially independent of both the analog voltage and temperature. The delay time ON (t_{ON}) will decrease as either (V_{CC}-V_A) decreases or the temperature decreases.

POWER SUPPLIES


The voltage between the positive supply (V_{CC}) and either the negative supply (V_{EE}) or the reference supply (V_R) can be as much as 36V. To accommodate variations in input logic reference voltages, V_{R} can range from V_{EE} to $(V_{CC}-4.5V)$. Care should be taken to ensure that the power supply leads for the device never become reversed in polarity or that the device is never inadvertantly installed backwards in a test socket. If one of these conditions occurs, the supplies would zener an internal diode to an unlimited current; and result in a destroyed device.

SWITCHING TRANSIENTS


When a switch is turned OFF or ON, transients will appear at the load due to the internal transient voltage at the gate of the switch JFET being coupled to the drain and source by the junction capacitances of the JFET. The magnitude of these transients is dependent on the load. A lower value RL produces a lower transient voltage. A negative transient occurs during the delay time ON, while a positive transient occurs during the delay time OFF. These transients are relatively small when compared to faster switch families.


DISABLE NODE


This node can be used, as shown in Figure 5, to turn all the switches in the unit off independent of logic inputs. Normally, the node floats freely at an internal diode drop (\approx 0.7V) above V_R. When the external transistor in Figure 5 is saturated, the node is pulled very close to V_R and the unit is disabled. Typically, the current from the node will be less than 1 mA. This feature is not available on the LF11201 or LF11202 series.





6



















LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Ø	National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Ciara, CA 95052-8090 Tei: 1(800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bidg. 7F 1-7-1, Nakase, Mihama-Ku Chiba Prefecture 261 Ciba Prefecture 261 Tei: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsii, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Teit: (3) 558-9999 Fax: (3) 558-9998		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.