勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Quad 2:1 Multiplexer/ Demultiplexer Bus Switch

The ON Semiconductor 74FST3257 is a quad 2:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low $R_{\rm ON}$ and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3257, FST3257, CBT3257
- All Popular Packages: QSOP-16, TSSOP-16, SOIC-16
- All Devices in Package TSSOP are Inherently Pb-Free*




Figure 1. 16-Lead Pinout

X H Disconnect L L A = B ₁ A = B ₂	S	OE	Function
	X L	H	$A = B_1$
11 12 13 22	Н	LIV	A = B ₂

Figure 2. Truth Table



ON Semiconductor®

http://onsemi.com


MARKING DIAGRAMS







TSSOP-16 DT SUFFIX CASE 948F





QSOP-16 QS SUFFIX CASE 492



A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)


PIN NAMES

Pin	Description
\overline{OE}_1 , \overline{OE}_2	Bus Switch Enables
S ₀ , S ₁	Select Inputs
Α	Bus A
B ₁ , B ₂ , B ₃ , B ₄	Bus B

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



WWW.100Y.COM.TW Figure 3. Logic Diagram

ORDERING INFORMATION		
Device Order Number	Package	Shipping [†]
74FST32517D	SOIC-16	48 Units / Rail
74FST3257DR2	SOIC-16	2500 Units / Tape & Reel
74FST3257DT	TSSOP-16*	96 Units / Rail
74FST3257DTR2	TSSOP-16*	2500 Units / Tape & Reel
74FST3257DTR2G	TSSOP-16*	2500 Units / Tape & Reel
74FST3257QS	QSOP-16	96 Units / Rail
74FST3257QSR	QSOP-16	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging WWW.100Y.COM.TV Specifications Brochure, BRD8011/D. WWW.100Y. WWW.100Y.COM.T

^{*}This package is inherently Pb-Free.

IWW.100Y.COM.TW **MAXIMUM RATINGS**

Symbol	Parameter	NN 1001	Value	Unit
V _{CC}	DC Supply Voltage	W WWW.	-0.5 to +7.0	V
VI	DC Input Voltage	WWW.IO	-0.5 to +7.0	V
Vo	DC Output Voltage	I. WWW.D	-0.5 to +7.0	V
N _{IK}	DC Input Diode Current	$V_{I} < GND$	-50	mA
lok	DC Output Diode Current	V _O < GND	-50	mA
lo	DC Output Sink Current	M.TW WW	128	mA
I _{CC}	DC Supply Current per Supply Pin	WW WITH	±100	mA
I _{GND}	DC Ground Current per Ground Pin	WY WY	±100	mA
T _{STG}	Storage Temperature Range	CONT.	-65 to +150	√ °C
Tev 1	Lead Temperature, 1 mm from Case for 10 Seconds	COM	260	°C
TJ	Junction Temperature Under Bias	COMITY	+150	°C
θ_{JA}	Thermal Resistance	SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity	1007.CM.TW	Level 1	M.I.
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	M.T
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 N/A	COM
I _{Latchup}	Latchup Performance Above V _{CC} and	d Below GND at 85°C (Note 4)	±500	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A.

2. Tested to EIA/JESD22-A115-A.

Tested to JESD22-C101-A.

Tested to EIA/JESD78.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	MMM. OOK.CO.	Min	Max	Unit
V _{CC}	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note 5)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0//0	5.5	V.
T _A	Operating Free–Air Temperature	11,1001.	-40	+85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	COMI	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level. WWW.100Y.COM.

VWW.100Y.COM.TW

	TWW.	ONY.CO. TW WWW	V _{CC}	T _A = -	-40°C to	+85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	υ
V _{IK}	Clamp Diode Resistance	$I_{IN} = -18mA$	4.5	$C_{\mathbf{O}_{Mr}}$	TW	-1.2	
V _{IH}	High-Level Input Voltage	N.100 COM.	4.0 to 5.5	2.0			
V _{IL}	Low-Level Input Voltage	W.1003.	4.0 to 5.5	-1 CO	M.r.	0.8	
101	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5	1.	M_{II}	±1.0	į
loz	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5	OXIC	OM.T	±1.0	ļ
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5	0011	4	7	
	COM.	V _{IN} = 0 V, I _{IN} = 30 mA	4.5	1001	4	7	1
	COWIT	V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5	.100	8	15	1
	TOOK.COM.TW	V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0	1.Too	110	20	l
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0	5.5	W.10	=1 C	3	ļ
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5	-311	00 7.	2.5	m

^{*}Typical values are at V_{CC} = 5.0 V and T_A = 25°C.

AC ELECTRICAL CHARACTERISTICS

WWW.100X.COM.TW		M. A.M. 100 X. COM		A = -40°C 50 pF, RU			0_{M}
	MAN CONT.	M.M. Too CO.	V _{CC} = 4.5–5.5 V V _{CC} =		4.0 V	0_{N_1}	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 7)	V _I = OPEN	DW.	0.25		0.25	ns
	Prop Delay, Select to Bus A	WW.100Y.	1.0	4.7	N.	5.2	-7 (1
t _{PZH} , t _{PZL}	Output Enable Time, Select to Bus B	$V_I = 7 \text{ V for } t_{PZL}$	1.0	5.2	Man	5.7	ns
	Output Enable Time, I _{OE} to Bus A, B	V _I = OPEN for t _{PZH}	1.0	5.1	W	5.6	001.
t _{PHZ} , t _{PLZ}	Output Disable Time, Select to Bus B	$V_I = 7 \text{ V for } t_{PLZ}$	1.0	5.2	V	5.5	ns
	Output Disable Time, I _{OE} to Bus A, B	V _I = OPEN for t _{PHZ}	1.0	5.5	4	5.5	1.00

^{7.} This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load canaditance, when driven by an ideal voltage source (zero output impedance) typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


CAPACITANCE (Note 8)

Pin Input Capacitance	V _{CC} = 5.0 V	3		
1	VCC = 0.0 V	3		pF
nput/Output Capacitance	V _{CC} , OE = 5.0 V	7		pF
nput/Output Capacitance	V_{CC} , $\overline{OE} = 5.0 \text{ V}$	5		pF
	nput/Output Capacitance	1102	nput/Output Capacitance V_{CC} , $\overline{OE} = 5.0 \text{ V}$ 5	nput/Output Capacitance V_{CC} , $\overline{OE} = 5.0 \text{ V}$ 5

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

^{6.} Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

WWW.100Y.COM. **AC Loading and Waveforms**



NOTES:

- 1. Input driven by 50 Ω source terminated in 50 Ω .
- 2. CL includes load and stray capacitance.

 ${}^*C_L = 50 pF$

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 4. AC Test Circuit




Figure 5. Propagation Delays





Figure 6. Enable/Disable Delays

PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PEN SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIMETERS			HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

-T- SEATING PLANE

D

TSSOP-16 **DT SUFFIX** CASE 948F-01 ISSUE A



G

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 - A. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 - NOT EACLEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08
 (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL
- CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.


1.	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	0.65 BSC		BSC
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252	
М	0°	8 °	0 °	8 °


DETAIL E

PACKAGE DIMENSIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

QSOP-16 **QS SUFFIX** CASE 492-01 **ISSUE O**





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLEHANGING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY), BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS FOLLOW THE DIMENSION STATED IN THIS
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER
- BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INC	HES	MILLIMETER		
DIM	MIN	MAX	MIN	MAX	
Α	0.189	0.196	4.80	4.98	
В	0.150	0.157	3.81	3.99	
C	0.061	0.068	1.55	1.73	
D	0.008	0.012	0.20	0.31	
F	0.016	0.035	0.41	0.89	
G	0.025	BSC	0.64	BSC	
н	0.008	0.018	0.20	0.46	
J	0.0098	0.0075	0.249	0.191	
K	0.004	0.010	0.10	0.25	
L	0.230	0.244	5.84	6.20	
M	0°	8°	0°	8°	
N	0°	7°	0°	7°	
Р	0.007	0.011	0.18	0.28	
Q	0.020	DIA (0.51	DIA	
R	0.025	0.035	0.64	0.89	
U	0.025	0.035	0.64	0.89	
٧	0°	8 °	0°	8°	

WWW.100Y.COM

are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative