勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Quad 2-Input "NAND" Schmitt Trigger

The MC14093B Schmitt trigger is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These devices find primary use where low power dissipation and/or high noise immunity is desired. The MC14093B may be used in place of the MC14011B quad 2-input NAND gate for enhanced noise immunity or to "square up" slowly changing waveforms.

Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Triple Diode Protection on All Inputs
- Pin-for-Pin Compatible with CD4093
- Can be Used to Replace MC14011B
- Independent Schmitt-Trigger at each Input
- Pb-Free Packages are Available*

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS




PDIP-14 P SUFFIX CASE 646





SOIC-14 D SUFFIX CASE 751A






TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

PIN ASSIGNMENT

14 🛮 V_{DD} IN 1_A ☐ 1 • IN 2_A 2 13 IN 2_D OUT_A 3 12 IN 1_D OUT_B [OUTD 4 11 IN 1_B 5 10 OUTC IN 2_B [6 9 IN 2_C 7 8 IN 1C V_{SS} [


LOGIC DIAGRAM



特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

.100Y.COM

EQUIVALENT CIRCUIT SCHEMATIC (1/4 OF CIRCUIT SHOWN)



ORDERING INFORMATION

ORDERING INFORMATION		
Device	Package	Shipping [†]
MC14093BCP	PDIP-14	500 Units / Rail
MC14093BCPG	PDIP-14 (Pb-Free)	500 Units / Rail
MC14093BD	SOIC-14	55 Units / Rail
MC14093BDG	SOIC-14 (Pb-Free)	55 Units / Rail
MC14093BDR2	SOIC-14	2500 Units / Tape & Reel
MC14093BDR2G	SOIC-14 (Pb-Free)	2500 Units / Tape & Reel
MC14093BDTR2	TSSOP-14*	2500 Units / Tape & Reel
MC14093BFEL	SOEIAJ-14	2000 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging WWW.100Y.COM. Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

COM.	W.r.	V _{DD}	- 5	5°C	WW	25°C	COn.	125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ ⁽²⁾	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V _{OL}	5.0 10 15	$\frac{\text{CO}_{N}}{\text{O}_{N}}$	0.05 0.05 0.05	-W	0 0 0	0.05 0.05 0.05	OM I LA	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD} "1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15	100 <u>7</u> 7.	4.95 9.95 14.95		Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ Source $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	ІОН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	OATL DWELL	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	M. <u>1</u> 00 M. <u>1</u> 00	- 1.7 - 0.36 - 0.9 - 2.4	LEW MEN	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	I _{OL}	5.0 10 15	0.64 1.6 4.2	$C_{O_{Mr}}^{(C_{O_{Mr}})}$	0.51 1.3 3.4	0.88 2.25 8.8	MAN.	0.36 0.9 2.4	$20\overline{M}_{1}$	mAdc
Input Current	$_{ m I}$ $I_{ m in}$	15	W. 700	± 0.1	Mr	±0.00001	± 0.1	1.10	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	M	11/-10	ov.C	M.T	5.0	7.5	V.7200	V.CO	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	$M_{\overline{M}}$	0.25 0.5 1.0	CO _M	0.0005 0.0010 0.0015	0.25 0.5 1.0	N 14.10	7.5 15 30	μAdc
Total Supply Current ⁽³⁾ ⁽⁴⁾ (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	M.TY M.TY	5.0 10 15	MM. MM.	N.100	I _T = (1.2 μA/kHz) 2.4 μA/kHz) 3.6 μA/kHz)	f + I _{DD}	MMM	N.100Y	μAdc
Hysteresis Voltage	V _H †	5.0 10 15	0.3 1.2 1.6	2.0 3.4 5.0	0.3 1.2 1.6	1.1 1.7 2.1	2.0 3.4 5.0	0.3 1.2 1.6	2.0 3.4 5.0	Vdc
Threshold Voltage Positive–Going	V _{T+}	5.0 10 15	2.2 4.6 6.8	3.6 7.1 10.8	2.2 4.6 6.8	2.9 5.9 8.8	3.6 7.1 10.8	2.2 4.6 6.8	3.6 7.1 10.8	Vdc
Negative-Going	V _T -	5.0 10 15	0.9 2.5 4.0	2.8 5.2 7.4	0.9 2.5 4.0	1.9 3.9 5.8	2.8 5.2 7.4	0.9 2.5 4.0	2.8 5.2 7.4	Vdc

^{2.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.004.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


^{3.} The formulas given are for the typical characteristics only at 25°C.

^{4.} To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ ⁽⁵⁾	Max	Unit
Output Rise Time	ON TILH	5.0 10 15	MM \(\frac{4}{7}00.\)	100 50 40	200 100 80	ns
Output Fall Time	100 CONTA	5.0 10 15	N.N.ZN.70	100 50 40	200 100 80	ns
Propagation Delay Time	t _{PLH} , t _{PHL}	5.0 10 15	M a NM	125 50 40	250 100 80	ns

^{5.} Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.









Figure 1. Switching Time Test Circuit and Waveforms







(b) A Schmitt trigger offers maximum noise immunity in gate applications.

Figure 2. Typical Schmitt Trigger Applications

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 3. Typical Output Source Characteristics Test Circuit

Figure 4. Typical Output Sink Characteristics Test Circuit





Figure 5. Typical Transfer Characteristics


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

10

PACKAGE DIMENSIONS

PDIP-14 **P SUFFIX CASE 646-06 ISSUE N**







NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING
 PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS
 WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE 4. MOLD FLASH
- 5. ROUNDED CORNERS OPTIONAL.

AA	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	18.80	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.290	0.310	7.37	7.87	
М	42LV	10 °		10 °	
N	0.015	0.039	0.38	1.01	

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SOIC-14 **D SUFFIX** CASE 751A-03 **ISSUE G**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTROSION 0.15 (0.0 PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127
 - (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL MILLIMETERS

c7 III	IVIILLIIV	ILIEKS	INC	neo
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7 °	0 °	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

INCHES

PACKAGE DIMENSIONS WWW.100Y.COM.

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE
 DETERMINED AT DATUM PLANE –W–.

$\overline{}$		- 8 8 1	UV	
	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C	-21.7	1.20	4	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.50	0.60	0.020	0.024
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	2 BSC
М	0 °	8 °	0 °	8 °


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100Y.COM

PACKAGE DIMENSIONS

SOEIAJ-14 **F SUFFIX CASE 965-01 ISSUE O**



NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION: MILLIMETER.
 3 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	A.T.	2.05	4 (777)	0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
0.50	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0°	10°	0 °	10°	
Q ₁	0.70	0.90	0.028	0.035	
Z		1.42	4.777	0.056	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative