勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# Dual Precision Retriggerable/Resettable Monostable Multivibrator

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components,  $C_X$  and  $R_X.$  Output Pulse Width  $T=R_X\cdot C_X$  (secs)

 $R_X = \Omega$   $C_X = Farads$ 

#### **Features**

- Unlimited Rise and Fall Time Allowed on the A Trigger Input
- Pulse Width Range = 10 μs to 10 s
- Latched Trigger Inputs
- Separate Latched Reset Inputs
- 3.0 Vdc to 18 Vdc Operational Limits
- Triggerable from Positive (A Input) or Negative–Going Edge (B–Input)
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-pin Compatible with MC14528B and CD4528B (CD4098)
- Use the MC54/74HC4538A for Pulse Widths Less Than 10 μs with Supplies Up to 6 V
- Pb-Free Packages are Available\*

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Operating Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS




PDIP-16 P SUFFIX CASE 648






SOIC-16 D SUFFIX CASE 751B





SOIC-16 DW SUFFIX CASE 751G






TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location


WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### **PIN ASSIGNMENT**




#### **ONE-SHOT SELECTION GUIDE**



#### **BLOCK DIAGRAM**





 $R_X$  AND  $C_X$  ARE EXTERNAL COMPONENTS.  $V_{DD} = PIN\ 16$   $V_{SS} = PIN\ 8,\ PIN\ 1,\ PIN\ 15$ 

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14538BCP	PDIP-16	500 Units / Rail
MC14538BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14538BD	SOIC-16	48 Units / Rail
MC14538BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14538BDR2	SOIC-16	2500 Units / Tape & Reel
MC14538BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14538BDW	SOIC-16 WB	47 Units / Rail
MC14538BDWR2	SOIC-16 WB	1000 Units / Tape & Reel
MC14538BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
MC14538BDTR2	TSSOP-16*	2500 Units / Tape & Reel
MC14538BF	SOEIAJ-16	50 Units / Rail
MC14538BFG	SOEIAJ-16 (Pb-Free)	50 Units / Rail
MC14538BFEL	SOEIAJ-16	2000 Units / Tape & Reel
MC14538BFELG	SOEIAJ-16 (Pb-Free)	2000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

## **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

	100 x.	V <sub>DD</sub>	- 5	5°C	- TVV .1	25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V <sub>OL</sub>	5.0 10 15	W. <del>Z</del> W	0.05 0.05 0.05	W <u>I</u> W	0 0 0	0.05 0.05 0.05	TV	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$ "1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	N _ N _	4.95 9.95 14.95	5.0 10 15	7. <u>C</u> O	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	V <sub>IL</sub>	5.0 10 15	COM.	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	COM	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	ViH	5.0 10 15	3.5 7.0 11	M.TV ONI.TV	3.5 7.0 11	2.75 5.50 8.25	M. <u>7</u> 00 A.7 <u>0</u> 03	3.5 7.0 11		Vdc
Output Drive Current	Іон	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	K' <u>CON</u> COM	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	$\frac{M_{\overline{M}M}}{M_{\overline{M}^{1}}}$	- 1.7 - 0.36 - 0.9 - 2.4	COMP.	mAd
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	07. <del>€</del> 0	0.51 1.3 3.4	0.88 2.25 8.8	MAIN MAIN	0.36 0.9 2.4	1.CDP 1.CO	mAd
Input Current, Pin 2 or 14	I <sub>in</sub>	15	WAN.	±0.05	$O_{\overline{A}}$	±0.00001	±0.05	M.	±0.5	μAdd
Input Current, Other Inputs	l <sub>in</sub>	15	TIN W	±0.1	$CO_{M_I}$	±0.00001	±0.1	MAI.I	±1.0	μAd
Input Capacitance, Pin 2 or 14	C <sub>in</sub>	-		1.700 x	(O)	25	- `	TINTIN.	00_	pF
Input Capacitance, Other Inputs (V <sub>in</sub> = 0)	C <sub>in</sub>	-	MM.	71. <del>1</del> 00	N.CO	5.0	7.5	WWW	100	pF
Quiescent Current (Per Package) $Q = Low, \overline{Q} = High$	I <sub>DD</sub>	5.0 10 15	30	5.0 10 20	00 <u>7</u> .C	0.005 0.010 0.015	5.0 10 20	411	150 300 600	μAdo
Quiescent Current, Active State (Both) (Per Package) $Q = High, \overline{Q} = Low$	(I <sub>DD</sub>	5.0 10 15	- - -	2.0 2.0 2.0	.10 <u>0</u> 7	0.04 0.08 0.13	0.20 0.45 0.70	- 4	2.0 2.0 2.0	mAde
Total Supply Current at an external load capacitance ( $C_L$ ) and at external timing network ( $R_X$ , $C_X$ ) (Note 3)	00X.CO	5.0 10	N	$I_T = (8.0)$ $I_T = (1.25)$	x 10 <sup>–2</sup> ) R 5 x 10 <sup>–1</sup> ) I <sub>T</sub> in μA ( C <sub>X</sub> in μF,	$_{\chi}$ C $_{\chi}$ f + 4C $_{\chi}$ f - 9C $_{\chi}$ f + 9C $_{\chi}$ f R $_{\chi}$ C $_{\chi}$ f + 12C one monosta C $_{L}$ in pF, R $_{\chi}$ the input free	+ 2 x 10 <sup>-1</sup> $\chi$ f + 3 x 1 ble switch in k ohms	<sup>5</sup> C <sub>L</sub> f 0 <sup>-5</sup> C <sub>L</sub> f ning only),	NN	μAdd

<sup>2.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CO.

<sup>3.</sup> The formulas given are for the typical characteristics only at  $25^{\circ}$ C.

## **SWITCHING CHARACTERISTICS** (Note 4) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

M.T.M. W. W. 100 Y. COM.T.	Symbol V <sub>DD</sub>	-www.10	All Types			
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	ттін	5.0 10 15	01'1 <u>0</u> 0. 1'10 <del>5</del> . 100	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	t <sub>THL</sub>	5.0 10 15	M.M.T00	100 50 40	200 100 80	ns
Propagation Delay Time  A or B to Q or $\overline{Q}$ $t_{PLH}$ , $t_{PHL}$ = (0.90 ns/pF) $C_L$ + 255 ns $t_{PLH}$ , $t_{PHL}$ = (0.36 ns/pF) $C_L$ + 132 ns $t_{PLH}$ , $t_{PHL}$ = (0.26 ns/pF) $C_L$ + 87 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	WANN MAMANT	300 150 100	600 300 220	ns
Reset to Q or $\overline{Q}$ $t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 205 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 107 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 82 \text{ ns}$	OX.COM.	5.0 10 15	WW.	250 125 95	500 250 190	ns
Input Rise and Fall Times Reset	t <sub>r</sub> , t <sub>f</sub>	5 10 15	- 1	M.M. 100	15 5 4	μs
B Input	W.100X.C	5 10 15	- < - -	300 1.2 0.4	1.0 0.1 0.05	ms
A Input	M.M. 100.	5 10 15	No Limit			OWI
Input Pulse Width A, B, or Reset	t <sub>WH</sub> , t <sub>WL</sub>	5.0 10 15	170 90 80	85 45 40	W.1 <u>0</u> 07	ns
Retrigger Time	t <sub>rr</sub>	5.0 10 15	0 0 0	- W	MA <del>.</del> 100	ns
Output Pulse Width — Q or $\overline{Q}$ Refer to Figures 8 and 9 $C_X = 0.002  \mu F,  R_X = 100  k\Omega$	WW.	5.0 10 15	198 200 202	210 212 214	230 232 234	μs
$C_X = 0.1 \mu F$ , $R_X = 100 \text{ k}\Omega$	W V	5.0 10 15	9.3 9.4 9.5	9.86 10 10.14	10.5 10.6 10.7	ms
$C_X$ = 10 $\mu$ F, $R_X$ = 100 $k\Omega$	W .	5.0 10 15	0.91 0.92 0.93	0.965 0.98 0.99	1.03 1.04 1.06	S
Pulse Width Match between circuits in the same package. $C_X = 0.1 \ \mu F, \ R_X = 100 \ k\Omega$	100 [(T <sub>1</sub> – T <sub>2</sub> )/T <sub>1</sub> ]	5.0 10 15	N.100X.C	± 1.0 ± 1.0 ± 1.0	± 5.0 ± 5.0 ± 5.0	%

<sup>4.</sup> The formulas given are for the typical characteristics only at  $25^{\circ}\text{C}$ .

#### **OPERATING CONDITIONS**

External Timing Resistance	R <sub>X</sub>	- 4	5.0	M.COm	(Note 6)	kΩ
External Timing Capacitance	CCX	_	0	_	No Limit (Note 7)	μF

The maximum usable resistance R<sub>X</sub> is a function of the leakage of the capacitor C<sub>X</sub>, leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occu<u>r for R<sub>X</sub> > 1 MΩ..</u>

<sup>5.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

<sup>7.</sup> If  $C_X > 15 \mu F$ , use discharge protection diode per Fig. 11.




Figure 1. Logic Diagram (1/2 of Devlce Shown)




Figure 2. Power Dissipation Test Circuit and Waveforms




Figure 3. Switching Test Circuit




Figure 4. Switching Test Waveforms




Figure 5. Typical Normalized Distribution of Units for Output Pulse Width




Figure 6. Typical Pulse Width Variation as a Function of Supply Voltage V<sub>DD</sub>




Figure 7. Typical Total Supply Current versus Output Duty Cycle

#### **FUNCTION TABLE**

MW	Inputs	Outputs		
Reset	A	В	Q	Q
H	L	ONH T		W.T.
H	N_7 \	<b>∠</b> ✓ _		Triggered Triggered
H	L, H, ~	H L, H, ৴	Not Triggered Not Triggered	
_ L	X	X	L Not 7	H Friggered

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Figure 8. Typical Error of Pulse Width Equation versus Temperature

Figure 9. Typical Error of Pulse Width Equation versus Temperature

#### THEORY OF OPERATION



#### TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C<sub>X</sub> completely charged to V<sub>DD</sub>. When the trigger input A goes from V<sub>SS</sub> to V<sub>DD</sub> (while inputs B and  $\overline{Reset}$  are held to  $V_{DD}$ ) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 ①. At the same time the output latch is set. With transistor N1 on, the capacitor C<sub>X</sub> rapidly discharges toward V<sub>SS</sub> until V<sub>ref1</sub> is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor  $C_X$  begins to charge through the timing resistor,  $R_X$ , toward  $V_{DD}$ . When the voltage across  $C_X$  equals  $V_{ref\,2}$ , comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 ②. This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state,  $C_X$  is fully charged to  $V_{DD}$  causing the current through resistor  $R_X$  to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of  $C_X$ ,  $R_X$ , or the duty cycle of the input waveform.

#### **RETRIGGER OPERATION**

The MC14538B is retriggered if a valid trigger occurs  $\$  followed by another valid trigger  $\$  before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from  $V_{ref~1}$ , but has not yet reached  $V_{ref~2}$ , will cause an increase in output pulse width T. When a valid retrigger is initiated  $\$ , the voltage at  $C_X/R_X$  will again drop to  $V_{ref~1}$  before progressing along the RC charging curve toward  $V_{DD}$ . The Q output will remain high until time T, after the last valid retrigger.

#### **RESET OPERATION**

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse

on  $\overline{Reset}$  sets the reset latch and causes the capacitor to be fast charged to  $V_{DD}$  by turning on transistor P1  $\footnote{\circ}$ . When the voltage on the capacitor reaches  $V_{ref~2}$ , the reset latch will clear, and will then be ready to accept another pulse. It the  $\overline{Reset}$  input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the  $\overline{Reset}$  input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

#### **POWER-DOWN CONSIDERATIONS**

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from  $V_{DD}$  through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the  $V_{DD}$  supply must not be faster than  $(V_{DD})$ . (C)/(10 mA). For example, if  $V_{DD}$  = 10 V and  $C_X$  = 10  $\mu F$ , the  $V_{DD}$  supply should discharge no faster than (10 V) x (10  $\mu F$ )/(10 mA) = 10 ms. This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of  $V_{DD}$  to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode,  $D_X$ , connected as shown in Fig. 11.





Figure 11. Use of a Diode to Limit Power Down Current Surge

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 12. Retriggerable **Monostables Circuitry** 




Figure 13. Non-Retriggerable **Monostables Circuitry** 





Figure 14. Connection of Unused Sections

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# 100Y.COM.TW PACKAGE DIMENSIONS

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 **ISSUE T** 



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
   ROUNDED CORNERS OPTIONAL.

os 1 1	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54 BSC	
_H≼	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
_L[1]	0.295	0.305	7.50	7.74
М	0°	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J** 



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.


  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION. SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

1	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.010

## **PACKAGE DIMENSIONS**

#### SOIC-16 WB **DW SUFFIX**

PLASTIC SOIC PACKAGE CASE 751G-03 **ISSUE C** 




- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLE INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M. 1994.
- DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
   DIMENSION B DOES NOT INCLUDE DAMBAR
   PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

400	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	10.15	10.45			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
ī	0.50	0.90			
а	0 °	7 °			

力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### TSSOP-16 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948F-01 **ISSUE A**



G

D


- DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANGING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.
   MOLD FLASH OR GATE BURRS SHALL NOT EVPCEP 0.16 (A) ORD PED SIDE. EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE —W—.

707	MILLIMETERS		INC	CHES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
C	A4.	1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252		
M	0°	8°	0°	8°	

# WW.100Y.COM.TW ,100Y.COM.TW PACKAGE DIMENSIONS

#### SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE O**



特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSIONS D AND E DO NOT INCLUDE
   ASH OR PROTRUSIONS AND ARE
   MAID FI MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE. . TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05	3	0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10°	0 °	10°	
$Q_1$	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and 🕔 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.