

Quad Precision, High Speed Operational Amplifier

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

OP467

FEATURES

High Slew Rate – 170 V/ μ s Wide Bandwidth – 28 MHz Fast Settling Time – <200 ns to 0.01% Low Offset Voltage – <500 μ V Unity-Gain Stable Low Voltage Operation ±5 V to ±15 V Low Supply Current – <10 mA Drives Capacitive Loads

APPLICATIONS

High Speed Image Display Drivers High Frequency Active Filters Fast Instrumentation Amplifiers High Speed Detectors Integrators Photo Diode Preamps

GENERAL DESCRIPTION

The OP467 is a quad, high speed, precision operational amplifier. It offers the performance of a high speed op amp combined with the advantages of a precision operational amplifier all in a single package. The OP467 is an ideal choice for applications where, traditionally, more than one op amp was used to achieve this level of speed and precision.

The OP467's internal compensation ensures stable unity-gain operation, and it can drive large capacitive loads without oscillation. With a gain bandwidth product of 28 MHz driving a 30 pF load, output slew rate in excess of 170 V/ μ s, and settling time to 0.01% in less than 200 ns, the OP467 provides excellent dynamic accuracy in high speed data-acquisition systems. The channel-to-channel separation is typically 60 dB at 10 MHz.


The dc performance of OP467 includes less than 0.5 mV of offset, voltage noise density below 6 nV/ $\sqrt{\text{Hz}}$ and total supply current under 10 mA. Common-mode rejection and power supply rejection ratios are typically 85 dB. PSRR is maintained to better than 40 dB with input frequencies as high as 1 MHz. The low offset and drift plus high speed and low noise, make the OP467 usable in applications such as high speed detectors and instrumentation.

The OP467 is specified for operation from ± 5 V to ± 15 V over the extended industrial temperature range (-40° C to $+85^{\circ}$ C) and is available in 14-lead plastic and ceramic DIP, plus SOL-16 and 20-lead LCC surface mount packages.


Contact your local sales office for MIL-STD-883 data sheet and availability.

PIN CONNECTIONS


14-Lead Ceramic DIP (Y Suffix) and 14-Lead Epoxy DIP (P Suffix)



16-Lead SOL (S Suffix)



20-Position Chip Carrier (RC Suffix)






Figure 1. Simplified Schematic

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

OP467—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise noted)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS	MMM.	CON. COME TWI WAYN.	OUT.CC	TV		
Offset Voltage	Vos	Jan COM.	- ×1 C	0.2	0.5	mV
	MM.	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	100 x.		1	mV
Input Bias Current	I _B	$V_{CM} = 0 \text{ V}$	· Voo.	150	600	nA
	, , , , , , , , , , , , , , , , , , ,	$V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	1.100	150	700	nA
Input Offset Current	Ios	$V_{CM} = 0 \text{ V}$	-1100	10	100	nA
		$V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	W.r.	10	150	nA
Common-Mode Rejection	CMR	$V_{CM} = \pm 12 \text{ V}$	80	90		dB
	CMR	$V_{CM} = \pm 12 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	80	88		dB
Large Signal Voltage Gain	A _{VO}	$R_L = 2 k\Omega$	83	86		dB
WWW. CON.CO	N -	$R_{L} = 2 \text{ k}\Omega, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	77.5			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	COM.		3.5		μV/°C
Bias Current Drift	$\Delta I_B/\Delta T$	7 100 Y. OM. TW	TXXI	0.2		pA/°C
Long Term Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	Note 1	MAN		750	μV
OUTPUT CHARACTERISTICS		COM		N. J.	COM	CVV
Output Voltage Swing	Vo	$R_L = 2 k\Omega$	±13.0	±13.5		V
Output voltage Swing	V 0	$R_L = 2 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$, $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	± 12.9	±13.12		V
W 1001.	1	N 2 N22, -40 C 2 1A 2 165 C	112.9	113.12	-100	M.
OWER SUPPLY	WT	WW 100Y.Co TTW				T.M.
Power Supply Rejection Ratio	PSRR	$\pm 4.5 \text{ V} \le \text{V}_{\text{S}} = \pm 18 \text{ V}$	96	120		dB
	TIM	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	86	115		dB
Supply Current	I_{SY}	$V_0 = 0 \text{ V}$	4	8	10	mA
1001.	-OM.T.	$V_{O} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			13	mA
Supply Voltage Range	$V_{\rm S}$	N. M. LOON. CO. M.T.	±4.5		±18	V
YNAMIC PERFORMANCE	COM	WINN. COM	N	WW	400	V.Cu
Gain Bandwidth Product	GBP	$A_V = +1, C_L = 30 \text{ pF}$	-7	28		MHz
Slew Rate	SR	$V_{IN} = 10 \text{ V Step}, R_L = 2 \text{ k}\Omega, C_L = 30 \text{ pF}$	W	20		0,,,,,
Siew Rate	OM	$A_{\rm N} = +1$	125	170		V/µs
	101.	$A_{V} = -1$	125	350		V/µs
Full-Power Bandwidth	BWo	$V_{IN} = 10 \text{ V Step}$	W	2.7		MHz
	1 VO . P		1.1			
Settling Time	ts	To 0.01%, $V_{IN} = 10 \text{ V Step}$	WTI	200		ns
Phase Margin	θ_0	DM. 1	Mr.	45		Degrees
Input Capacitance	-1007.C	WW. 1007.	TIM			31100 X
Common Mode	1.100	OM. A C	Diar.	2.0		pF
Differential	-1 100 X.	W.T. W. 1001.	$OM_{1,T}$	1.0	71	pF
OISE PERFORMANCE	Youx	CO TW WW 100Y	TIME			TX 10
Voltage Noise	e _N p-p	f = 0.1 Hz to 10 Hz	CO_{Mr}	0.15		μV p-p
	e _N	f = 1 kHz	Ma	6		nV/√ Hz
Voltage Noise Density						

NOTE

Specifications subject to change without notice.

¹ Long Term Offset Voltage Drift is guaranteed by 1000 hrs. Life test performed on three independent wafer lots at +125 °C, with an LTPD of 1.3. WWW.100Y.COM.T

WWW.100Y.COM.TW **ELECTRICAL CHARACTERISTICS** (@ $V_S = \pm 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS Offset Voltage Input Bias Current Input Offset Current Common-Mode Rejection Large Signal Voltage Gain Offset Voltage Drift Bias Current Drift	V_{OS} I_{B} I_{OS} CMR CMR A_{VO} $\Delta V_{OS}/\Delta T$ $\Delta I_{B}/\Delta T$	$\begin{array}{l} -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \\ V_{CM} = 0 \text{ V} \\ V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \\ V_{CM} = 0 \text{ V} \\ V_{CM} = 0 \text{ V}, -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \\ V_{CM} = \pm 2.0 \text{ V} \\ V_{CM} = \pm 2.0 \text{ V}, -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \\ R_{L} = 2 \text{ k}\Omega \\ R_{L} = 2 \text{ k}\Omega, -40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C} \end{array}$	76 76 80 74	0.3 125 150 20 85 80 83 3 5 0.2	0.5 1 600 700 100 150	mV mV nA nA nA dB dB dB dB dB dB
OUTPUT CHARACTERISTICS Output Voltage Swing	Vo	$R_{L} = 2 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	±3.0 ±3.0	±3.5 ±3.20	OMIT	V V
POWER SUPPLY Power Supply Rejection Ratio Supply Current	PSRR I _{SY}	$\pm 4.5 \text{ V} \le \text{V}_{\text{S}} = \pm 5.5 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ $\text{V}_{\text{O}} = 0 \text{ V}$ $\text{V}_{\text{O}} = 0 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	92 83	107 105 8	10	dB dB mA mA
DYNAMIC PERFORMANCE Gain Bandwidth Product Slew Rate Full-Power Bandwidth Settling Time Phase Margin	$\begin{array}{c} GBP \\ SR \\ \\ BW_{\rho} \\ t_{S} \\ \theta_{0} \end{array}$	A_{V} = +1 V_{IN} = 5 V Step, R_{L} = 2 k Ω , C_{L} = 39 pF A_{V} = +1 A_{V} = -1 V_{IN} = 5 V Step To 0.01%, V_{IN} = 5 V Step	N	22 90 90 2.5 280 45	W.100Y 100Y 100Y 100Y	MHz V/µs V/µs MHz ns Degrees
NOISE PERFORMANCE Voltage Noise Voltage Noise Density Current Noise Density	e _N p-p e _N i _N	f = 0.1 Hz to 10 Hz f = 1 kHz f = 1 kHz	TW TW	0.15 7 8	WW.I	$\mu V p-p \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz}$

Specifications subject to change without notice.

REV. C -3-

WAFER TEST LIMITS 1 (@ $V_S = \pm 15.0$ V, $T_A = +25^{\circ}$ C unless otherwise noted.)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	Vos	M.TW W	±0.5	mV max
Input Bias Current	I_{B}	$V_{CM} = 0 V$	600	nA max
Input Offset Current	I_{OS}	$V_{CM} = 0 \text{ V}$	100	nA max
Input Voltage Range ²	1/1/1/1/100	TO THE WILL	±12	V min/max
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 12 \text{ V}$	80	dB min
Power Supply Rejection Ratio	PSRR	$V = \pm 4.5 \text{ V to } \pm 18 \text{ V}$	96	dB min
Large Signal Voltage Gain	A_{VO}	$R_{\rm L} = 2 \text{ k}\Omega$	83	dB min
Output Voltage Range	V_0	$R_{\rm L} = 2 \text{ k}\Omega$	±13.0	V min
Supply Current	I_{SY}	$V_0 = 0 \text{ V}, R_L = \infty$	10	mA max

NOTES

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	±18 V
Input Voltage ²	
Differential Input Voltage ²	
Output Short-Circuit Duration	Limited
Storage Temperature Range	
Y, RC Packages	−65°C to +175°C
P, S Packages	-65°C to +150°C
Operating Temperature Range	
OP467A	−55°C to +125°C
OP467G	. −40°C to +85°C
Junction Temperature Range	
Y, RC Packages	-65°C to +175°C
P, S Packages	
Lead Temperature Range (Soldering, 60 sec)	+300°C


Package Type	θ_A^3	$\theta_{ m JC}$	Units		
14-Lead Cerdip (Y)	94	10	°C/W		
14-Lead Plastic DIP (P)	76	33	°C/W		
16-Lead SOL (S)	88	23	°C/W		
20-Contact LCC (RC)	78	33	°C/W		

NOTES

ORDERING GUIDE

Model	Temperature Ranges	Package Descriptions	Package Options
OP467AY/883	−55°C to +125°C	14-Lead Cerdip	Q-14
OP467ARC/883	−55°C to +125°C	20-Contact LCC	E-20A
OP467GP	−40°C to +85°C	14-Lead Plastic DIP	N-14
OP467GS	−40°C to +85°C	16-Lead SOL	R-16
OP467GBC	+25°C	DICE	$C_{O_{Mr}}$

DICE CHARACTERISTICS



OP467 Die Size 0.111×0.100 inch, 11,100 sq. mils Substrate is Connected to V+, Number of Transistors 165.

¹Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

²Guaranteed by CMR test.

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $^{^2} For$ supply voltages less than ± 18 V, the absolute maximum input voltage is equal to the supply voltage.

 $^{^3\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for cerdip, P-DIP, and LCC packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

Typical Performance Characteristics-0P467




Figure 2. Open-Loop Gain, Phase vs. Frequency




Figure 5. Closed-Loop Output Impedance vs. Frequency




Figure 3. Closed-Loop Gain vs. Frequency




Figure 6. Gain Linearity vs. Frequency




Figure 4. Open-Loop Gain vs. Supply Voltage




Figure 7. Max V_{OUT} Swing vs. Frequency

REV. C _5_

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 8. Max V_{OUT} Swing vs. Frequency




Figure 9. Common-Mode Rejection vs. Frequency




Figure 10. Power-Supply Rejection vs. Frequency




Figure 11. Small Signal Overshoot vs. Load Capacitance




Figure 12. Small Signal Overshoot vs. Load Capacitance




Figure 13. Noninverting Gain vs. Capacitive Loads

OP467




Figure 14. Channel Separation vs. Frequency




Figure 15. Input Current Noise Density vs. Frequency




Figure 16. Voltage Noise Density vs. Frequency




Figure 17. Settling Time, Negative Edge




Figure 18. Settling Time, Positive Edge




Figure 19. Input Voltage Range vs. Supply Voltage

REV. C -7-




Figure 20. Noninverting Gain vs. Supply Voltage




Figure 21. Output Swing vs. Load Resistance




Figure 22. Output Swing vs. Load Resistance

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 23. Input Offset Voltage Distribution




Figure 24. Input Offset Voltage Distribution




Figure 25. TC V_{OS} Distribution

OP467




Figure 26. TC V_{OS} Distribution




Figure 27. Phase Margin and Gain Bandwidth vs. Temperature




Figure 28. Slew Rate vs. Temperature




Figure 29. Slew Rate vs. Temperature




Figure 30. Slew Rate vs. Temperature




Figure 31. Slew Rate vs. Temperature

REV. C –9–

WW.100Y.COM.TW **OP467**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 32. Settling Time vs. Output Step






Figure 33. Supply Current vs. Supply Voltage

WWW.100Y.COM.T





WWW.100Y.COM.TV Figure 35. Input Offset Current vs. Temperature

WWW.100Y.COM

OP467

APPLICATIONS INFORMATION OUTPUT SHORT-CIRCUIT PERFORMANCE

To achieve a wide bandwidth and high slew rate, the OP467 output is *not* short circuit protected. Shorting the output to ground or to the supplies may destroy the device.

For safe operation, the output load current should be limited so that the junction temperature does not exceed the absolute maximum junction temperature.

To calculate the maximum internal power dissipation, the following formula can be used:

$$P_D = \frac{T_{J \text{ max}} - T_{A}}{\theta_{JA}}$$

where T_J and T_A are junction and ambient temperatures respectively, P_D is device internal power dissipation, and θ_{JA} is packaged device thermal resistance given in the data sheet.

UNUSED AMPLIFIERS

It is recommended that any unused amplifiers in a quad package be connected as a unity gain follower with a 1 k Ω feedback resistor with noninverting input tied to the ground plain.

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Satisfactory performance of a high speed op amp largely depends on a good PC layout. To achieve the best dynamic performance, following high frequency layout technique is recommended.

GROUNDING

A good ground plain is essential to achieve the optimum performance in high speed applications. It can significantly reduce the undesirable effects of ground loops and IR drops by providing a low impedance reference point. Best results are obtained with a multilayer board design with one layer assigned to ground plain. To maintain a continuous and low impedance ground, avoid running any traces on this layer.

POWER SUPPLY CONSIDERATIONS

In high frequency circuits, device lead length introduces an inductance in series with the circuit. This inductance, combined with stray capacitance, forms a high frequency resonance circuit. Poles generated by these circuits will cause gain peaking and additional phase shift, reducing the op amp's phase margin and leading to an unstable operation.

A practical solution to this problem is to reduce the resonance frequency low enough to take advantage of the amplifier's power supply rejection.

This is easily done by placing capacitors across the supply line and the ground plain as close as possible to the device pin. Since capacitors also have internal parasitic components, such as stray inductance, selecting the right capacitor is important. To be effective, they should have low impedance over the frequency range of interest. Tantalum capacitors are an excellent choice for their high capacitance/size ratio, but their ESR (Effective Series Resistance) increases with frequency making them less

effective. On the other hand, ceramic chip capacitors have excellent ESR and ESL (Effective Series Inductance) performance at higher frequencies, and because of their small size, they can be placed very close to the device pin, further reducing the stray inductance. Best results are achieved by using a combination of these two capacitors. A 5 $\mu F{-}10~\mu F$ tantalum parallel with a 0.1 μF ceramic chip caps are recommended. If additional isolation from high frequency resonances of the power supply is needed, a ferrite bead should be placed in series with the supply lines between the bypass caps and the power supply. A word of caution, addition of the ferrite bead will introduce a new pole and zero to frequency response of the circuit and could cause unstable operation if it is not selected properly.




Figure 36. Recommended Power Supply Bypass

SIGNAL CONSIDERATIONS

Input and output traces need special attention to assure a minimum stray capacitance. Input nodes are very sensitive to capacitive reactance, particularly when connected to a high impedance circuit. Stray capacitance can inject undesirable signals from a noisy line into a high impedance input. Protect high impedance input traces by providing guard traces around them. This will also improve the channel separation significantly.

Additionally, any stray capacitance in parallel with the op amp's input capacitance generates a pole in the frequency response of the circuit. The additional phase shift caused by this pole will reduce the circuit's gain margin. If this pole is within the gain range of the op amp, it will cause unstable performance. To reduce these undesirable effects, use the lowest impedance where possible. Lowering the impedance at this node places the poles at a higher frequency, far above the gain range of the amplifier. Stray capacitance on the PC board can be reduced by making the traces narrow and as short as possible. Further reduction can be realized by choosing smaller pad size, increasing the spacing between the traces, and using PC board material with a low dielectric constant insulator (Dielectric Constant of some common insulators: air = 1, Teflon® = 2.2, and FR4 = 4.7; with air being an ideal insulator).

Removing segments of the ground plain directly under the input and output pads is recommended.

Outputs of high speed amplifiers are very sensitive to capacitive loads. A capacitive load will introduce a pair of pole and zero to the circuit's frequency response, reducing the phase margin, leading to unstable operation or oscillation.

Generally, it is a good design practice to isolate the amplifier's output from any capacitive load by placing a resistor between the amplifier's output and the rest of the circuits. A series resistor of 10 to 100 ohms is normally sufficient to isolate the output from a capacitive load.

The OP467 is internally compensated to provide stable operation, and is capable of driving large capacitive loads without oscillation.

Sockets are not recommended since they increase the lead inductance/capacitance and reduce the power dissipation of the package by increasing the leads thermal resistance. If sockets must be used, use Teflon or pin sockets with the shortest leads possible.

PHASE REVERSAL

The OP467 is immune to phase reversal; its inputs can exceed the supply rails by a diode drop without any phase reversal.




Figure 37. No Phase Reversal $(A_V = +1)$

SATURATION RECOVERY TIME

The OP467 has a fast and symmetrical recovery time from either rail. This feature is very useful in applications such as high speed instrumentation and measurement circuits, where the amplifier is frequently exposed to large signals that overload the amplifier.




Figure 38. Saturation Recovery Time, Positive Rail

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 39. Saturation Recovery Time, Negative Rail

HIGH SPEED INSTRUMENTATION AMPLIFIER

The OP467 performance lends itself to a variety of high speed applications, including high speed precision instrumentation amplifiers. Figure 40 represents a circuit commonly used for data acquisition, CCD imaging and other high speed application.

Circuit gain is set by R_G . A 2 $k\Omega$ resistor will set the circuit gain to 2; for unity gain, remove R_G . For any other gain settings use the following formula:

$$G = 2/R_G$$
 Resistor Value is in $k\Omega$

 R_C is used for adjusting the dc common-mode rejection, and C_C is used for ac common-mode rejection adjustments.




Figure 40. A High Speed Instrumentation Amplifier




Figure 41. Instrumentation Amplifier Settling Time to 0.01% for a 10 V Step Input (Negative Slope)

OP467




Figure 42. Instrumentation Amplifier Settling Time to 0.01% for a 10 V Step Input (Positive Slope)




Figure 43. Settling Time Measurement Circuit

2 MHz BIQUAD BANDPASS FILTER

The circuit in Figure 44 is commonly used in medical imaging ultrasound receivers. The 30 MHz bandwidth is sufficient to accurately produce the 2 MHz center frequency, as the measured response shows in Figure 45. When the op amp's bandwidth is too close to the filter's center frequency, the amplifier's internal phase shift causes excess phase shift at 2 MHz, which alters the filter's response. In fact, if the chosen op amp has a bandwidth close to 2 MHz, the combined phase shift of the three op amps will cause the loop to oscillate.

Careful consideration must be given to the layout of this circuit as with any other high speed circuit.

If the phase shift introduced by the layout is large enough, it could alter the circuit performance, or worse, it will oscillate.




Figure 44. 2 MHz Biquad Filter




Figure 45. Biquad Filter Response

REV. C -13-




Figure 46. Quad DAC Unipolar Operation

FAST I-TO-V CONVERTER

The fast slew rate and fast settling time of the OP467 are well suited to the fast buffers and I-to-V converters used in variety of applications. The circuit in Figure 46 is a unipolar quad D/A converter consisting of only two ICs. The current output of the DAC8408 is converted to a voltage by the OP467 configured as an I-to-V converter. This circuit is capable of settling to 0.1% within 200 ns. Figures 47 and 48 show the full-scale settling time of the outputs. To obtain reliable circuit performance, keep the traces from the DAC's $I_{\rm OUT}$ to the inverting inputs of the OP467 short to minimize parasitic capacitance.




Figure 47. Voltage Output Settling Time




Figure 48. Voltage Output Settling Time




Figure 49. DAC V_{OUT} Settling Time Circuit

-14- REV. C

Http://www.100y.com.tw

OP467

COMMON-MODE STAGE WITH ZERO AT 1.26 kHz

OP467 SPICE MACRO-MODEL * Node assignments

RC

CC

10

28

28

27

```
noninverting input
                           inverting input
                                                              ECM
                                                                                    POLY (2) (1,20)
                                                                                                       (2,20) 00.50.5
                                                                         13
                                 positive supply
                                                              R8
                                                                         13
                                                                              14
                                                                                    1E6
                                                              R9
                                                                         14
                                                                               98
                                                                                    25.119
                                       negative supply
                                            output
                                                              C3
                                                                         13 14
                                                                                    126 . 721E-12
 SUBCKT OP467
                           2
                                      50
                                                              * POLE AT 400E6
* INPUT STAGE
                                                              R10
                                                                         15
                                                                               98
                                                                                    1E6
                                                                              98
                                                              C4
                                                                         15
                                                                                    0.398E-15
Ι1
                      10E-3
                                                              G2
                                                                         98
                                                                               15
                50
                                                                                    (10,20) 1E-6
CIN
                2
                      1E-12
           1
IOS
                2
                      5E-9
                                                              * OUTPUT STAGE
                2
Q1
           5
                      8 QN
                7
Q2
                      9 QN
                                                              ISY
                                                                         99
                                                                               50
                                                                                    -8 . 183E-3
                5
R3
          99
                      185.681
                                                              RMP1
                                                                         99
                                                                                    96.429E3
                                                                               20
R4
           99
                6
                      185.681
                                                              RMP2
                                                                         20
                                                                              50
                                                                                    96.429E3
R5
           8
                4
                      180.508
                                                                         99
                                                                                    200
                                                              RO1
                                                                               26
R6
           9
                4
                      180.508
                                                              RO<sub>2</sub>
                                                                         26
                                                                               50
                                                                                    200
          7
EOS
                      POLY (1)
                                 (14,20)
                                                                         26
                                                                                    1E-7
                                                              L1
                                                                               27
EREF
           98
                      (20,0) 1
                                                              GO1
                                                                                    (99,15) 5E-3
                                                                         26
                                                                                    (15,50) 5E-3
                                                              GO<sub>2</sub>
                                                                         50
                                                                              26
* GAIN STAGE AND DOMINANT POLE AT 1.5 kHz
                                                              G4
                                                                         23
                                                                               50
                                                                                    (15,26) 5E-3
                                                              G5
                                                                         24
                                                                               50
                                                                                    (26,15) 5E-3
R7
                98
           10
                      3.714E6
                                                              V3
                                                                         21
                                                                               26
                                                                                    50
                                                                               22
C2
                98
                      28.571E-12
                                                                                    50
           10
                                                              V4
                                                                         26
G1
           98
                10
                      (5,6) 5.386E-3
                                                              D<sub>3</sub>
                                                                         15
                                                                               21
                                                                                    DX
V1
           99
                                                              D4
                                                                              15
                                                                                    DX
                11
                      1.6
                                                                         22
V2
           12
                50
                                                              D5
                                                                         99
                                                                               23
                                                                                    DX
                      1.6
D1
           10
                11
                      DX
                                                                         99
                                                                              24
                                                                                    DX
                                                              D6
                      DX
                                                                                    DY
D2
           12
                10
                                                              D7
                                                                         50
                                                                              23
```

* MODELS USED

D8

. MODEL QN NPN (BF=33.333E3)


24

DY

- . MODEL DX D
- . MODEL DY D (BV=50)


50

. ENDS OP467



1.4E3

12E-12






Figure 51. SPICE Macro-Model Input and Gain Stage


REV. C -15-

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).




14-Lead Plastic DIP (P Suffix) (N-14)



14-Lead Cerdip (Y Suffix) (Q-14)



16-Lead Wide-Body SOL (S Suffix) (R-16)



20-Terminal Leadless Ceramic Chip Carrier (RC Suffix) (E-20A)

