



OPA27 OPA37

# Ultra-Low Noise Precision OPERATIONAL AMPLIFIERS

### **FEATURES**

- LOW NOISE: 4.5nV/√Hz max at 1kHz
- LOW OFFSET: 100μV max
   LOW DRIFT: 0.4μV/°C
- HIGH OPEN-LOOP GAIN: 117dB min
- HIGH COMMON-MODE REJECTION: 100dB min
- HIGH POWER SUPPLY REJECTION: 94dB min
- FITS OP-07, OP-05, AD510, AD517 SOCKETS

## **APPLICATIONS**

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- TRANSDUCER AMPLIFIER
- RADIATION HARD EQUIPMENT

### DESCRIPTION


The OPA27/37 is an ultra-low noise, high precision monolithic operational amplifier.

Laser-trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset compared to common zener-zap techniques.

A unique bias current cancellation circuit allows bias and offset current specifications to be met over the full –55°C to +125°C temperature range.

The OPA27 is internally compensated for unity-gain stability. The decompensated OPA37 requires a closed-loop gain  $\geq 5$ .

The Burr-Brown OPA27/37 is an improved replacement for the industry-standard OP-27/OP-37.



## **SPECIFICATIONS**

At  $V_{CC} = \pm 15V$  and  $T_A = +25$ °C, unless otherwise noted.

ON COM	A CONT. CO.	OPA27/37G			N
PARAMETER	CONDITIONS	MIN TYP		MAX	UNITS
INPUT NOISE $^{(6)}$ Voltage, $f_O = 10$ Hz $f_O = 30$ Hz $f_O = 1$ kHz $f_B = 0.1$ Hz to $10$ Hz Current, $^{(1)}$ $f_O = 10$ Hz	M.M.M. 100X COW	TW LTW	3.8 3.3 3.2 0.09 1.7	8.0 5.6 4.5 0.25	nV/√Hz nV/√Hz nV/√Hz μVp-p pA/√Hz
$f_O = 30Hz$ $f_O = 1kHz$	MMM: Jan CC	M	1.0 0.4	0.6	pA/√Hz pA/√Hz
OFFSET VOLTAGE <sup>(2)</sup> Input Offset Voltage Average Drift <sup>(3)</sup> Long Term Stability <sup>(4)</sup>	T <sub>A MIN</sub> to T <sub>A MAX</sub>	CON.TW	±25 ±0.4 0.4	±100 ±1.8 <sup>(6)</sup> 2.0	μV μV/°C μV/mo
Supply Rejection	$\pm V_{CC} = 4 \text{ to } 18V$ $\pm V_{CC} = 4 \text{ to } 18V$	94	120 ±1	±20	dΒ μV/V
BIAS CURRENT Input Bias Current	WWW.100	T.COM.T	±15	±80	nA
OFFSET CURRENT Input Offset Current	WWW.10	N.COM	10	75	nA <sup>O</sup>
IMPEDANCE Common-Mode	THE WWW.	ON.CON	2    2.5	MMM')	GΩ    pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±11VDC	±11 100	±12.3 122	WWW	V dB
OPEN-LOOP VOLTAGE GAIN, DC	$R_L \ge 2k\Omega$ $R_L \ge 1k\Omega$	10117	124 124	WW	dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product <sup>(5)</sup> Slew Rate <sup>(5)</sup>	OPA27 OPA37 V <sub>O</sub> = ±10V,	5 <sup>(6)</sup> 45 <sup>(6)</sup>	8 63	WY W	MHz MHz
Settling Time, 0.01%	$R_L = 2k\Omega$ OPA27, G = +1 OPA37, G = +5 OPA27, G = +1 OPA37, G = +5	1.7 <sup>(6)</sup> 11 <sup>(6)</sup>	1.9 11.9 25 25	ILM ILM	V/μs V/μs μs μs
RATED OUTPUT Voltage Output Output Resistance Short Circuit Current	$\begin{aligned} R_L &\geq 2k\Omega \\ R_L &\geq 600\Omega \\ \text{DC, Open Loop} \\ R_L &= 0\Omega \end{aligned}$	±12 ±10	±13.8 ±12.8 70 25	60 <sup>(6)</sup>	V V Ω mA
POWER SUPPLY Rated Voltage Voltage Range, Derated Performance Current, Quiescent	$R_L = 0.52$ $I_O = 0 \text{mADC}$	±4	±15	±22 5.7	VDC VDC mA
TEMPERATURE RANGE Specification Operating	100Y.COM.TW	-40 -40	WW.1001	+85 +85	°C °C

NOTES: (1) Measured with industry-standard noise test circuit (Figures 1 and 2). Due to errors introduced by this method, these current noise specifications should be used for comparison purposes only. (2) Offset voltage specification are measured with automatic test equipment after approximately 0.5 seconds from power turnon. (3) Unnulled or nulled with  $8k\Omega$  to  $20k\Omega$  potentiometer. (4) Long-term voltage offset vs time trend line does not include warm-up drift. (5) Typical specification only on plastic package units. Slew rate varies on all units due to differing test methods. Minimum specification applies to open-loop test. (6) This parameter guaranteed by design.

## WW.100Y.COM.T **SPECIFICATIONS**

At  $V_{CC} = \pm 15V$  and  $T_A = +25^{\circ}C$ , unless otherwise noted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Un WW	I.Co. TW	OPA27/37G			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INPUT VOLTAGE <sup>(1)</sup> Input Offset Voltage Average Drift <sup>(2)</sup> Supply Rejection	$T_{A \text{ MIN}}$ to $T_{A \text{ MAX}}$ $\pm V_{CC} = 4.5 \text{ to } 18V$ $\pm V_{CC} = 4.5 \text{ to } 18V$	90 (3)	±48 ±0.4	±220 <sup>(3)</sup> ±1.8 <sup>(3)</sup>	μV μV/°C dB
BIAS CURRENT Input Bias Current	TOON CONTIN	N v	±21	±150 <sup>(3)</sup>	nA
OFFSET CURRENT Input Offset Current E, F, G	W.100 Y.COM.T	W	20	135 <sup>(3)</sup>	nA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±11VDC	±10.5 <sup>(3)</sup> 96 <sup>(3)</sup>	±11.8 122	ON.COM	V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	113 <sup>(3)</sup>	120	100 Y. CO	dB
RATED OUTPUT Voltage Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = 0VDC$	±11.0 <sup>(3)</sup>	±13.4 25	N.100X.C	V mA
TEMPERATURE RANGE Specification	WWW.TOOX.C	-40	WA	+85	°C

NOTES: (1) Offset voltage specification are measured with automatic test equipment after approximately 0.5s from power turn-on. (2) Unnulled or nulled with 8kΩ to  $20k\Omega$  potentiometer. (3) This parameter guaranteed by design.

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	<u>±22</u> V
Internal Power Dissipation (1)	500mW
Input Voltage	±V <sub>CC</sub>
Output Short-Circuit Duration (2)	Indefinite
Differential Input Voltage (3)	±0.7V
Differential Input Current (3)	±25mA
Storage Temperature Range	55°C to +125°C
Operating Temperature Range	40°C to +85°C
Lead Temperature:	
P (soldering, 10s)	+300°C
U (soldering, 3s)	+260°C

PACKAGE TYPE	$ heta_{\sf JA}$	UNITS
8-Pin Plastic DIP (P)	100	°C/W
8-Pin SOIC (U)	160	°C/W

NOTES: (1) Maximum package power dissipation vs ambient temperature. (2) To common with  $\pm V_{CC}$  = 15V. (3) The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 0.7$ V, the input current should be limited to 25mA.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

3



#### **CONNECTION DIAGRAMS**



#### PACKAGE/ORDERING INFORMATION

PRODUCT(1)	PACKAGE	TEMPERATURE RANGE (°C)	OFFSET VOLTAGE MAX (μV), 25°C	PACKAGE DRAWING NUMBER <sup>(3)</sup>
OPA27GP	Plastic	-40 to +85	±100	006
OPA27GU <sup>(2)</sup>	SOIC	-40 to +85	±100	182

NOTE: (1) Packages for OPA37 are same as for OPA27. (2) OPA27GU may be marked OPA27U. Likewise, OPA37GU may be marked OPA37U. (3) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.




FIGURE 1. 0.1Hz to 10Hz Noise Test Circuit.







FIGURE 2. Low Frequency Noise.


## **TYPICAL PERFORMANCE CURVES**


At  $T_A$  = +25°C,  $\pm V_{CC}$  =  $\pm 15$ VDC, unless otherwise noted.


















## TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = +25$ °C,  $\pm V_{CC} = \pm 15$ VDC, unless otherwise noted.


















## TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = +25$ °C,  $\pm V_{CC} = \pm 15$ VDC, unless otherwise noted.

















## TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = +25$ °C,  $\pm V_{CC} = \pm 15$ VDC, unless otherwise noted

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw









## **APPLICATIONS INFORMATION**

#### **OFFSET VOLTAGE ADJUSTMENT**

The OPA27/37 offset voltage is laser-trimmed and will require no further trim for most applications. Offset voltage drift will not be degraded when the input offset is nulled with a  $10k\Omega$  trim potentiometer. Other potentiometer values from  $1k\Omega$  to  $1M\Omega$  can be used but  $V_{OS}$  drift will be degraded by an additional 0.1 to  $0.2\mu V/^{\circ}C$ . Nulling large system offsets by use of the offset trim adjust will degrade drift performance by approximately  $3.3\mu V/^{\circ}C$  per millivolt of offset. Large system offsets can be nulled without drift degradation by input summing.

The conventional offset voltage trim circuit is shown in Figure 3. For trimming very small offsets, the higher resolution circuit shown in Figure 4 is recommended.

The OPA27/37 can replace 741-type operational amplifiers by removing or modifying the trim circuit.

#### THERMOELECTRIC POTENTIALS

The OPA27/37 is laser-trimmed to microvolt-level input offset voltage and for very low input offset voltage drift.

Careful layout and circuit design techniques are necessary to prevent offset and drift errors from external thermoelectric potentials. Dissimilar metal junctions can generate small EMFs if care is not taken to eliminate either their sources (lead-to-PC, wiring, etc.) or their temperature difference. See Figure 11.

Short, direct mounting of the OPA27/37 with close spacing of the input pins is highly recommended. Poor layout can result in circuit drifts and offsets which are an order of magnitude greater than the operational amplifier alone.

#### **NOISE: BIPOLAR VERSUS FET**

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about  $15 \mathrm{k}\Omega$  the Burr-Brown OPA111 low-noise FET operational amplifier is recommended for lower total noise than the OPA27 (see Figure 5).




FIGURE 3. Offset Voltage Trim.




FIGURE 4. High Resolution Offset Voltage Trim.




FIGURE 5. Voltage Noise Spectral Density Versus Source Resistance.

#### COMPENSATION

Although internally compensated for unity-gain stability, the OPA27 may require a small capacitor in parallel with a feedback resistor ( $R_{\rm F}$ ) which is greater than  $2k\Omega.$  This capacitor will compensate the pole generated by  $R_{\rm F}$  and  $C_{\rm IN}$  and eliminate peaking or oscillation.

#### INPUT PROTECTION

Back-to-back diodes are used for input protection on the OPA27/37. Exceeding a few hundred millivolts differential input signal will cause current to flow and without external current limiting resistors the input will be destroyed.

Accidental static discharge as well as high current can damage the amplifier's input circuit. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may be permanently damaged as will any precision operational amplifier subjected to this abuse.

Transient conditions can cause feedthrough due to the amplifier's finite slew rate. When using the OP-27 as a unity-gain buffer (follower) a feedback resistor of  $1k\Omega$  is recommended (see Figure 6).




FIGURE 6. Pulsed Operation.




FIGURE 7. Low-Noise RIAA Preamplifier.




FIGURE 8. Unity-Gain Inverting Amplifier.






FIGURE 9. High Slew Rate Unity-Gain Inverting Amplifier.

FIGURE 10. NAB Tape Head Preamplifier.




FIGURE 11. Low Frequency Noise Comparison.




FIGURE 12. Low Noise Instrumentation Amplifier.




FIGURE 13. Hydrophone Preamplifier.




FIGURE 15. High Performance Synchronous Demodulator.




FIGURE 14. Long-Wavelength Infrared Detector Amplifier.




FIGURE 16. Ultra-Low Noise "N" Stage Parallel Amplifier. WWW.100Y.CON




FIGURE 17. Unity-Gain Buffer.

FIGURE 18. High Slew Rate Unity-Gain Buffer.




FIGURE 19. RF Detector and Video Amplifier.




FIGURE 20. Balanced Pyroelectric Infrared Detector.




FIGURE 21. Magnetic Tachometer.

#### IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM.T Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM Copyright © 2000, Texas Instruments Incorporated