INTEGRATED CIRCUITS

DATA SHEET

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

80C31/80C32 80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7 V–5.5 V), low power, high speed (33 MHz)

Product specification IC28 Data Handbook 2000 Aug 07

Philips Semiconductors PHILIPS



80C31/80C32

DESCRIPTION

The Philips 80C31/32 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7 V to 5.5 V.

The 80C31/32 ROMIess devices contain a 128×8 RAM/256 $\times 8$ RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction-idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC54/58 and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer
80C31/8XC51	NOON	Wn	WWW.
0K/4K	128	No	No
80C32/8XC52/54	/58	DM. I	V
0K/8K/16K/32K	No		
80C51RA+/8XC5	1RA+/RB+/RC	+ M.T.	N
0K/8K/16K/32K	512	Yes	Yes
8XC51RD+	WW. 100	I.CO.TW	N
64K	1024	Yes	Yes

WWW.100Y.COM

FEATURES

- 8051 Central Processing Unit
 - 128 × 8 RAM (80C31)
 - 256 × 8 RAM (80C32)
 - Three 16-bit counter/timers
 - Boolean processor
 - Full static operation
 - Low voltage (2.7 V to 5.5 V@ 16 MHz) operation
- Memory addressing capability 64k ROM and 64k RAM
 - Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at V_{CC} = 5 V
 - 0 to 16 MHz
 - 0 to 33 MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART - Framing error detection
 - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt W.100Y.COM.

WWW.100Y.COM 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

> WWW.100Y.COM.T WWW.100Y.COM.T NATION.CON

128/256 byte RAM ROMIess low voltage (2.7V–5.5V), low power, high speed (33 ML-) 80C51 8-bit microcontroller family low power, high speed (33 MHz)

80C31/80C32

80C51/87C51 AND 80C31 ORDERING INFORMATION

ROMIess	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DRAWING NUMBER	
P80C31SBPN	0 to +70, Plastic Dual In-line Package	2.7 V to 5.5 V	0 to 16	SOT129-1	
P80C31SBAA	0 to +70, Plastic Leaded Chip Carrier	2.7 V to 5.5 V	0 to 16	SOT187-2	
P80C31SBBB	0 to +70, Plastic Quad Flat Pack	2.7 V to 5.5 V	0 to 16	SOT307-2	
P80C31SFPN	-40 to +85, Plastic Dual In-line Package	2.7 V to 5.5 V	0 to 16	SOT129-1	
P80C31SFA A	-40 to +85, Plastic Leaded Chip Carrier	2.7 V to 5.5 V	0 to 16	SOT187-2	
P80C31SFBB	-40 to +85, Plastic Quad Flat Pack	2.7 V to 5.5 V	0 to 16	SOT307-2	

LOOY.COM.TW

W.100X.COM.T

PART NUMBER DERIVATION

DEVICE NUMBER	OPERATING FREQUENCY, MAX (S)	TEMPERATURE RANGE (B)	PACKAGE (AA)
P80C31	S = 16 MHz	$B = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	AA = PLCC
P80C32	U = 33 MHz	$F = -40^{\circ}C$ to $+85^{\circ}C$	BB = PQFP
	W.100 COM.1	WW.100	PN = PDIP

80C32 ORDERING INFORMATION

ROMIess	TEMPERATURE RANGE °C AND PACKAGE	FREQ MHz	DRAWING NUMBER
P80C32SBP N	0 to +70, Plastic Dual In-line Package	16	SOT129-1
80C32SBA A	0 to +70, Plastic Leaded Chip Carrier	16	SOT187-2
80C32SBB B	0 to +70, Plastic Quad Flat Pack	16	SOT307-2
P80C32SFP N	-40 to +85, Plastic Dual In-line Package	16	SOT129-1
P80C32SFA A	-40 to +85, Plastic Leaded Chip Carrier	16	SOT187-2
P80C32SFB B	-40 to +85, Plastic Quad Flat Pack	16	SOT307-2
P80C32UBA A	0 to +70, Plastic Leaded Chip Carrier	33	SOT187-2
P80C32UBP N	0 to +70, Plastic Dual In-line Package	33	SOT129-1
P80C32UBB B	0 to +70, Plastic Quad Flat Pack	33	SOT307-2
P80C32UFA A	-40 to +85, Plastic Leaded Chip Carrier	33	SOT187-2
80C32UFP N	-40 to +85, Plastic Dual In-line Package	33	SOT129-1
P80C32UFB B	-40 to +85, Plastic Quad Flat Pack	33	SOT307-2

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw


WWW.100X

WWW.100Y.COM.

WWW.100Y.COM.TW WWW.100Y.COM.TW 100Y.COM WWW.100Y.COM.TW

80C31/80C32

BLOCK DIAGRAM




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


80C31/80C32

80C51 8-bit microcontroller family 128/256 byte RAM ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz)

LOGIC SYMBOL



PIN CONFIGURATIONS




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

5

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS

	7	6	1	40	39	
	WW.100Y		LCC			
	W.100					
	17			LN	29	
	WWW		COR	Ы	N.	
		18		28		
Pin	Function	Pin	Function		Pin	Function
1	NIC*	16	P3.4/T0		31	P2.7/A15
2	P1.0/T2	17	P3.5/T1		32	PSEN
3	P1.1/T2EX	18	P3.6/WR		33	ALE
4	P1.2	19	P3.7/RD		34	NIC*
5	P1.3	20	XTAL2		35	EA/V _{PP}
6	P1.4	21	XTAL1		36	P0.7/AD7
7	P1.5	22	Vss		37	P0.6/AD6
8	P1.6	23	NIC*		38	P0.5/AD5
9	P1.7	24	P2.0/A8		39	P0.4/AD4
10	RST	25	P2.1/A9		40	P0.3/AD3
11	P3.0/RxD	26	P2.2/A10		41	P0.2/AD2
12	NIC*	27	P2.3/A11		42	P0.1/AD1
13	P3.1/TxD	28	P2.4/A12		43	P0.0/AD0
14	P3.2/INT0	29	P2.5/A13		44	Vcc
15	P3.3/INT1	30	P2.6/A14			
NO IN	TERNAL CONNECTI	ON				01101000
						SU01062

PLASTIC QUAD FLAT PACK PIN FUNCTIONS



80C31/80C32

PIN DESCRIPTIONS

OM.	PI	N NUMB	ER	~1	Open TW WWW. Opt. COM TW					
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION					
V _{SS}	20	22	16	100	Ground: 0 V reference.					
V _{CC}	40	44	38		Power Supply: This is the power supply voltage for normal, idle, and power-down operation.					
P0.0–0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port with Schmitt trigger inputs. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.					
P1.0–P1.7	1–8 1	2–9	40–44, 1–3 40	I/O I/O	 Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I_{IL}). Alternate functions for Port 1 include: T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out) 					
1.10	2	3	41	VIN	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control					
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.					
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:					
W	10	_11	5		RxD (P3.0): Serial input port					
	11	13	7	0	TxD (P3.1): Serial output port					
W	12	14	8		INTO (P3.2): External interrupt					
-1	13	15	9		INT1 (P3.3): External interrupt					
	14	16	10	30	T0 (P3.4): Timer 0 external input					
<	15	17	(11)		T1 (P3.5): Timer 1 external input					
	16	18	12 13	0	WR (P3.6): External data memory write strobe					
DOT	17	19		0	RD (P3.7): External data memory read strobe					
RST	9	10	4	OM.	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .					
ALE	30	33	27		Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.					
PSEN	29	32	26	X 0 0 X .C	Program Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.					
EA/V _{PP}	31	35	29	00X. 100X	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH.					
XTAL1	19	21	15	V.100	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.					
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.					

NWW.100X.CON

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} - 0.5 V, respectively.

6

WWW.100Y.COM.T

WWW.100Y.COM

80C31/80C32

SYMBOL	DESCRIPTION	DIRECT	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION								RESET
I MAN	DESCRIPTION	ADDRESS	MSB			M.W.I		M. r		LSB	VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	CO-	- N		M-1	.Vo		r V Í	AO	xxxxxxx0E
AUXR1#	Auxiliary 1	A2H	Mo.				WUPD ²	0	-	DPS	xxx000x08
В*	B register	F0H	- F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data Pointer (2 bytes)	W.W	<7 CO ^D								
DPH	Data Pointer High	83H	D								00H
DPL	Data Pointer Low	82H	NY.CU								00H
	M.L	L.WW.	AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	C.I.	ET2	ES	ET1	EX1	ET0	EX0	0x000000
	OM. W	WWW.	BF	BE	BD	BC	BB	BA	B9	B8]
IP*	Interrupt Priority	B8H	705	CGN-	PT2	PS	PT1	PX1	PT0	PX0	xx0000001
	WTI	MM.	B7	B6	B5	B4	B3	B2	B1	B0	1
IPH#	Interrupt Priority High	B7H	N	1.60°	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	xx000000
	. M.T.		87	86	85	84	83	82	81	80	1
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
	CON.		97	96	95	94	93	92	91	90	N
P1*	Port 1	90H	C N a rs	00 -	04.2	<u> </u>			T2EX	T2	FFH
	WT. YOU.YOU	N 1	A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
	100X.C NI.TW		B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	T0	INT1	INTO	TxD	RxD	FFH
PCON#1	Power Control	87H	SMOD1	SMOD0	<u> - CO</u>	POF	GF1	GF0	PD		00xx00008
FCON#*	Fower Control	0/П	D7	D6	 D5	D4	D3	D2	D1	IDL D0	0000000
PSW*	Deservery Classics Wand	DOLL				- 1 h a				P	000000.0
RACAP2H#	Program Status Word Timer 2 Capture High	D0H CBH	CY	AC	F0	RS1	RS0	OV	N -	F.C	000000x0l 00H
RACAP2H# RACAP2L#	Timer 2 Capture Figh	САН									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
0001	Condi Dala Dunoi	0011	9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H	ONIO/T E	OIVIT			TIDO				07H
	Otdek i olintei		8F	8E	8D	8C	8B	8A	89	88	U/II
TCON*	Timer Control	88H	TF1	TR1	TF0	TRO	IE1	IT1	IE0	ITO	00H
ICON	Timer Control	0011	CF	CE	CD	CC	CB	CA	C9	C8	0011
T2CON*	Timor 2 Control	COLL						TR2	C/T2	<u> </u>	00H
T2MOD#	Timer 2 Control Timer 2 Mode Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	IKZ	T20E	CP/RL2	
TZIVIOD# TH0	Timer High 0	C9H 8CH	N.T.N			VI.TVV	100		120E	DCEN	xxxxxx00E 00H
TH1	Timer High 1	8DH	VTT								00H
TH2#	Timer High 2	CDH	DNr.								00H 00H
TL0	Timer Low 0	8AH	T.M.								00H
TL1	Timer Low 1	8BH	UN .								00H
TL2#	Timer Low 2	CCH	COM.								00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H

Table 1. 8XC51/80C31 Special Function Registers

7

SFRs are modified from or added to the 80C51 SFRs. #

Reserved bits.

1. Reset value depends on reset source.

2. Not available on 80C31.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated. For the 80C31 or 80C32, either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD =	0	Disable
WUPD =	1	Enable

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

For the 80C31, wakeup from power down is always enabled.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE[™] Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 80C31/32 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1.1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Table 2. External Pin Status During Idle and Power-Down Modes

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

80C31/80C32

80C31/80C32

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- to input the external clock for Timer/Counter 2, or
- 2. to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

```
Oscillator Frequency
4 × (65536 - RCAP2H, RCAP2L)
```

Where:

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2* in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and

Table 3. Timer 2 Operating Modes

TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

CP/RL2	TR2	MODE	
0 0	TW1 Y	16-bit Auto-reload	
1.1	ON THE	16-bit Capture	MA.
X	COM- 1	Baud rate generator	WWW
X 1001	0	(off)	-
	0 1 X X X	0 1 1 1 X 1 X 0	1 1 16-bit Capture X 1 Baud rate generator

80C31	/80C32
00001	/00002

	(MS	ASB) (LSB)								
	N.	F2 EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2		
Symbol	Position	Name and Sigr	nificance	LM	A M	W.100	V.CON	I.TW		
TF2	T2CON.7		er 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set en either RCLK or TCLK = 1.							
EXF2	T2CON.6	EXEN2 = 1. Wh interrupt routine	er 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and $EN2 = 1$. When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 rupt routine. $EXF2$ must be cleared by software. $EXF2$ does not cause an interrupt in up/down ther mode (DCEN = 1).							
RCLK	T2CON.5	Receive clock fl in modes 1 and							; receive clock	
TCLK	T2CON.4	Transmit clock f in modes 1 and							s transmit cloc	
EXEN2	T2CON.3	Timer 2 externa transition on T2 ignore events a	EX if Timer							
TR2	T2CON.2	Start/stop contro	ol for Timer	2. A logic 1	starts the tin	ner.				
C/T2	T2CON.1	0 = In	iternal time	r (OSC/12)	falling edge ti	riggered).				
CP/RL2	T2CON.0		er or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered). http://eload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. Wh ared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when							

Figure 1. Timer/Counter 2 (T2CON) Control Register





Figure 2. Timer 2 in Capture Mode


80C31/80C32

	Not Bit A	Addressab	le 100 Y.C								
		MM	N.HOY	- TM	<u></u>		W1.100	T2OE	DCEN		
	Bit	7	6,00	5	4	3	2 10	1.01	0		
Symbol	Functi	on 🔨	100	Y.CO.	WEA	V	IN I	001.00	M.TW		
<u>COMP.</u>	Not imp	plemented	, reserved fo	r future use	WT.1*.						
T2OE	Timer 2	2 Output E	nable bit.								
DCEN	Down (Count Ena	ble bit. When	n set, this al	lows Timer	2 to be con	nfigured as a	n up/down c	ounter.		









WWW.100X.	CONTW	WWW.100	I.COM
WWW.100	勝 特 力 材 料 胜特力电子(上海)	886-3-5753170 86-21-54151736	oy.com
WWW.		86-755-83298787 100y. com. tw	00Y.CC

WW

WWW.100Y.CO

80C31/80C32

80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7V-5.5V), low power, high speed (33 MHz)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

80C31/80C32

80C51 8-bit microcontroller family 128/256 byte RAM ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz)

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = $\frac{\text{Timer 2 Overflow Rate}}{16}$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ($C/T2^*=0$). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency [32 × [65536 – (RCAP2H, RCAP2L)]]

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

Da	Dadu Nates						
David Data		Timer 2					
Baud Rate	Osc Freq	RCAP2H	RCAP2L				
375 K 🕥	12 MHz	FF	FF				
9.6 K	12 MHz	CO FF	D9				
2.8 K	12 MHz	FF	B2				
2.4 K	12 MHz	C FF	64				
1.2 K	12 MHz	FE	C8				
300	12 MHz	FB	1E				
110	12 MHz	F2	AF				
300	6 MHz	FD	8F				
110	6 MHz	F9	57				

Table 4. Timer 2 Generated Commonly Used Baud Rates

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate = $\frac{\text{Timer 2 Overflow Rate}}{16}$

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate =
$$\frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where fosc= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \left(\frac{f_{OSC}}{32 \times \text{Baud Rate}}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

80C51 8-bit microcontroller family 128/256 byte RAM ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz) 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736

80C31/80C32

Table 5. Tim	ner 2 as a Timer	
--------------	------------------	--

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	T2CON					
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit Auto-Reload	00H	08H				
16-bit Capture	01H	09H				
Baud rate generator receive and transmit same baud rate	34H	36H				
Receive only	24H	26H				
Transmit only	14H	16H				

Table 6. Timer 2 as a Counter

100 OM. THE MODE WILDON	COMPANY. WIND	TMOD				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit	02H	0AH				
Auto-Reload	03H	0BH				

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 80C31/32 UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the

SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	1111 1101
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	1111 1110
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	c π Μ	1100	0000
	SADEN	-	1111	1001
	Given	Ð	1100	0XX0
Slave 1	SADDR	= 0	1110	0000
	SADEN	<u>_</u> CU	1111	1010
	Given	= ~	1110	0X0X
Slave 2	SADDR	Ē.	1110	0000
	SADEN	=1 (1111	1100
	Given	<u>г</u> .	1110	00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0

80C31/80C32

80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7V-5.5V), low power, high speed (33 MHz)

and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.


		dressable	dress = 98H				Reset Value = 0000 000				
	NT.	SM0/FE	SM1	SM2	REN	TB8	RB8	TLOO	RI	WEIN	
	Bit:	7 (SMOD0 =	6 0/1)*	5	.C 4	3	2	N 1.100	0	OM.TW	
Symbol	Fund	tion									
FEO								detected. T enable acce		t is not cleared by valid FE bit.	-
SM0	Seria	al Port Mode	e Bit 0, (SM	OD0 must	= 0 to acce	ess bit SM0)					
SM1	Seria SM0	al Port Mode SM1	e Bit 1 Mode	Descr	iption	Baud Rate	**				
	0 0 1	0 0 1 0 0 1	0 1 2 3	shift re 8-bit L 9-bit L 9-bit L	JART	f _{OSC} /12 variable f _{OSC} /64 or variable	f _{OSC} /32				
SM2	recei In Mo	ved 9th dat ode 1, if SM	omatic Add ta bit (RB8)	ress Recog is 1, indica RI will not b	nition feat ting an ado be activated	ure in Mode dress, and th d unless a va	e received b	oyte is a Give	en or Bro	ot be set unless the adcast Address. e received byte is a	
REN	Enat	oles serial re	eception. Se	et by softwa	are to enab	le reception	. Clear by so	oftware to dis	able rec	eption.	
ТВ8	The	9th data bit	that will be	transmitted	in Modes	2 and 3. Se	t or clear by	software as	desired.		
RB8			3, the 9th d is not used		was receiv	ved. In Mode	e 1, if SM2 =	0, RB8 is the	e stop bi	t that was received.	
ті 😽						d of the 8th cleared by s		lode 0, or at	the begin	nning of the stop bit in the	
RI								ode 0, or hal ed by softwa		ough the stop bit time in	
TE: IOD0 is locate _{SC} = oscillator										SU00043	30

WWW.100Y 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

100Y.COM

WWW.100Y.COM

80C31/80C32






Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

Interrupt Priority Structure

The 80C31 and 80C32 have a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIOR	RITY BITS	INTERRUPT PRIORITY LEV				
IPH.x	IP.x					
0	0	Level 0 (lowest priority)				
0	CON1.	Level 1				
.1	0.0	Level 2				
1.00	1.1.1	Level 3 (highest priority)				

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

SOURCE	t Table POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) ¹ Y (T) ²	03H
ТО	2	TP0	Y Y	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	COM 4	TF1	Y Y	1BH
SP	5	RI, TI	N	23H
T2	6	TF2, EXF2	N	2BH

		7	6	5	4	3	2	1	0	NWW. COM
	IE (0A8H)	EA	MIN	ET2	ES	ET1	EX1	ET0	EX0	W.1001.COM.1
	WWW.10		Bit = 1 ena Bit = 0 dis	ables the i sables it.	nterrupt.	WW.I	JOY.C	OM.T	N N	WWW.100X.COM.T
BIT	SYMBOL	FUNC	CTION							TWW.LUT COM
IE.7	EA	Globa enable	I disable b ed or disa	bit. If EA =	0, all inter tting or cl	rrupts are earing its	disabled. enable bit.	If EA = 1,	each interro	upt can be individually
IE.6				d. Reserve						W 1 1001.
IE.5	ET2	Timer	2 interrup	t enable bi	it.					WWW. aver
IE.4	ES			rupt enable						100
IE.3	ET1			t enable bi						WWW MAN
IE.2	EX1			pt 1 enable						V. 100
IE.1	ET0			t enable bi						NO WWW
IE.0	EX0	Exterr	nal interrur	pt 0 enable	e bit.					SU00571

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

80C31/80C32

80C31/80C32

128/256 byte RAM ROMIess low voltage (2.7V–5.5V), low power, high speed (32 MU–) low power, high speed (33 MHz)

WWW.100

WWW.100Y.COM.

	MM	7	6	5	4	3	2	1	0
	IP (0B8H)	N.	A CL	PT2	PS	PT1	PX1	PT0	PX0
ID 7		Not im	nlamanta	draganca	for future				
IP.7		Not im	plemente	d, reserved	for futur	e use.			
IP.6		Not im	plemente	d, reserved	for futur				
IP.6 IP.5	PT2	Not im Timer	plemente 2 interrupt	d, reserved t priority bit	for futur				
IP.6	— — PT2 PS PT1	Not im Timer Serial	plemente 2 interrup Port interr	d, reserved	for futur bit.				

100Y.COM.TW

W.100Y.COM.T

	OM.	7	6	5	4	3	2	1	NO COM. TW	
00 IP	H (B7H)	_		PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
		Priority I Priority I	Bit = 1 as Bit = 0 as	ssigns highe ssigns lowe	er priority r priority	COM.T				
BIT	SYMBOL	FUNC	TION							
IPH.7	Mon - M	Not im	plemente	ed, reserve	d for futu	re use.				
IPH.6	ALCONT	Not im	plemente	ed, reserve	d for futu	re use.				
IPH.5	PT2H	Timer	2 interrup	ot priority bi	it high.					
IPH.4	PSH	Serial	Port inter	rrupt priority	y bit high	<u>0</u> 1.				
IPH.3	PT1H	Timer	1 interrup	ot priority bi	it high.					
IPH.2	PX1H	Extern	al interru	pt 1 priority	/ bit high.					
IPH.1	PT0H	Timer	0 interrup	ot priority bi	it high.					
IPH.0	PX0H	Extern	al interru	pt 0 priority	/ bit high.	Yan	COM	W	SU01058	- 1
				Fig	gure 12.	IPH Regi	sters			


WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

Reduced EMI Mode

AUXR (8EH)



Dual DPTR

The dual DPTR structure (see Figure 13) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxx000x0B

AUXR1 (A2H)

7	6	5	4	3	2	1	0
=	N	100 ⁻		WUPD	0		DPS
Where:	M.N.	Ynor	COm	WTD		W	

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR instruction without affecting the WOPD or LPEP bits.




Figure 13.

DPTR Instructions

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

80C31/80C32

80C31/80C32

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

NTW WWW.100X.COM.TW WWW.100X.COM	WT.I	
BSOLUTE MAXIMUM RATINGS ^{1, 2, 3} PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

noted.

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise 3.

AC ELECTRICAL CHARACTERISTICS

WW.100	COM'I	W WWW.1002.COM.1	CLOCK FR RANG	W	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	29	Oscillator frequency Speed versions : S (16 MHz) U (33 MHz)	0	16 33	MHz MHz

WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

100Y.COM.TW

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 2.7$ V to 5.5 V, $V_{SS} = 0$ V (16 MHz devices)

0.000	1002. W.	TEST	100	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT
COM	NWWWWWWWWWWWW	4.0 V < V _{CC} < 5.5 V	-0.5	VIII	0.2 V _{CC} -0.1	V
VIL	Input low voltage	2.7 V <v<sub>CC< 4.0 V</v<sub>	-0.5	TT.	0.7	V
VIH	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V _{CC} +0.9	ONr.	V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	M.T.	0.7 V _{CC}	COM.	V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 8	$V_{CC} = 2.7 V$ $I_{OL} = 1.6 mA^2$	WW.1001	COM	0.4	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN ^{8, 7}	$V_{CC} = 2.7 V$ $I_{OL} = 3.2 mA^2$	MMM.100	N.COM	0.4	V
N. 1005		$V_{CC} = 2.7 V$ $I_{OH} = -20 \mu A$	V _{CC} - 0.7	ov.cu	WI.IW	V
V _{OH}	Output high voltage, ports 1, 2, 3 ³	V _{CC} = 4.5 V I _{OH} = -30 μA	V _{CC} – 0.7	100%.0	OM.TW	V
V _{OH1}	Output high voltage (port 0 in external bus mode), $ALE^9, \overline{PSEN^3}$	V _{CC} = 2.7 V I _{OH} = -3.2 mA	V _{CC} – 0.7	100 1.	COM	V
IL.	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1	N.10-	-50	μA
ITL	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V See note 4	WV	A.100	-650	μA
lu 🦷	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$		NN.	±10	μA
Icc	Power supply current (see Figure 21): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 25 for conditions)	See note 5 T _{amb} = 0°C to 70°C T _{amb} = -40°C to +85°C	V V VV	3	50 75	μΑ μΑ μΑ μΑ
R _{RST}	Internal reset pull-down resistor	WW.In. CON	40	WW	225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)	1002.00	1.1		15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.

- 5. See Figures 22 through 25 for I_{CC} test conditions.
- $I_{CC} = 0.9 \times FREQ. + 1.1 \text{ mA}$ Active mode:
- Idle mode: $I_{CC} = 0.18 \times FREQ. +1.01 \text{ mA}$; See Figure 21. 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750 \ \mu\text{A}$.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF 7.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 - Maximum IOL per port pin: 15 mA (*NOTE: This is 85°C specification.) 26 mA
 - Maximum IOL per 8-bit port:
 - Maximum total I_{OL} for all outputs: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF.

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, 33 MHz devices; 5 V ±10%; V_{SS} = 0 V

0.000	N W 1001. OM. 3	TEST	LOU L. CON	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	10 MIN	TYP ¹	MAX	
VIL	Input low voltage	4.5 V < V _{CC} < 5.5 V	-0.5	VT.IN	0.2 V _{CC} -0.1	V
VIHCON	Input high voltage (ports 0, 1, 2, 3, EA)	WW WT	0.2 V _{CC} +0.9	TIM	V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	WW WT	0.7 V _{CC}	O.	√ V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 3 ⁸	$V_{CC} = 4.5 V$ $I_{OL} = 1.6 mA^2$	NW.100Y.	COM.	0.4	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 V$ $I_{OL} = 3.2 mA^2$	WW.100	V CON	0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3 ³	$V_{CC} = 4.5 V$ $I_{OH} = -30\mu A$	V _{CC} – 0.7	oy.CO	WT.	V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{CC} = 4.5 V$ $I_{OH} = -3.2mA$	V _{CC} – 0.7	00Y.C	MT.W	V
հլ	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1	100%.	-50	μΑ
ITL	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V See note 4	MMA	V.100Y	-650	μA
lu -	Input leakage current, port 0	$0.45 < V_{\rm IN} < V_{\rm CC} - 0.3$	W	W.100	±10	μA
I _{CC}	Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5)	See note 5	W	NW.10	DY.COM.T	LM.
WW	Power-down mode or clock stopped (see Fig- ure 25 for conditions)	$T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$	V V	3	50 75	μΑ μΑ
R _{RST}	Internal reset pull-down resistor	W.1001. COM.	40	VIAN	225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)	1002.001	IN	N	15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due 2. to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.

- 5. See Figures 22 through 25 for I_{CC} test conditions.
 - $I_{CC(MAX)} = 0.9 \times FREQ. + 1.1 mA$ Active mode:

 $I_{CC(MAX)} = 0.18 \times FREQ. +1.0 \text{ mA}$; See Figure 21. Idle mode:

6. This value applies to $T_{amb} = 0^{\circ}C$ to +70°C. For $T_{amb} = -40^{\circ}C$ to +85°C, $I_{TL} = -750 \mu$ A.

Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF 7.

Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: 8. 15 mA (*NOTE: This is 85°C specification.)

Maximum IOL per port pin: 26 mA

Maximum IOL per 8-bit port: Maximum total IOL for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

80C31/80C32

80C31/80C32

80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7V-5.5V), low power, high speed (33 MHz)

AC ELECTRICAL CHARACTERISTICS

		40° C to +85°C, V _{CC} = +2.7 V to +5.5 V, V _{SS} =		CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	14	Oscillator frequency ⁵ Speed versions :S	W	14.100	3.5	16	MHz
t _{LHEL}	14	ALE pulse width	85	M_{M+2}	2t _{CLCL} -40	N	ns
tAVLL	14	Address valid to ALE low	22	.W.	t _{CLCL} -40	-1	ns
t _{LLAX}	14	Address hold after ALE low	32		t _{CLCL} -30	Lu	ns
t _{LLIV}	14	ALE low to valid instruction in	0	150	N.COm	4t _{CLCL} -100	ns
t _{LLPL}	14	ALE low to PSEN low	32	V	t _{CLCL} -30	1. · ·	ns
t _{PLPH}	14	PSEN pulse width	142	W.	3t _{CLCL} -45	V.L.N.	ns
t _{PLIV}	14	PSEN low to valid instruction in	-N	82	N.CO	3t _{CLCL} -105	ns
t _{PXIX}	14	Input instruction hold after PSEN	0		0	DNI-	ns
t _{PXIZ}	14	Input instruction float after PSEN		37	1001.	t _{CLCL} -25	ns
t _{AVIV} 4	14	Address to valid instruction in	W	207	WW. WY.	5t _{CLCL} -105	ns
t _{PLAZ}	14	PSEN low to address float	N.	10	W.Iw	0 10	ns
Data Memo	ory	VION WIT	WILL		1001	MIT	
t _{RLRH}	15, 16	RD pulse width	275		6t _{CLCL} -100	NT SUS	ns
twlwh	15, 16	WR pulse width	275		6t _{CLCL} -100	- COM.	ns
t _{RLDV}	15, 16	RD low to valid data in	T.I.	147	10	5t _{CLCL} -165	ns
t _{RHDX}	15, 16	Data hold after RD	0	N	0	N.C.	ns ns
t _{RHDZ}	15, 16	Data float after RD	- CON-	65	NW.1	2t _{CLCL} -60	ns
t _{LLDV}	15, 16	ALE low to valid data in	Man	350		8t _{CLCL} -150	ns
t _{AVDV}	15, 16	Address to valid data in	1.00	397	A.M	9t _{CLCL} -165	ns
t _{LLWL}	15, 16	ALE low to RD or WR low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	15, 16	Address valid to WR low or RD low	122	1.1	4t _{CLCL} -130	N.100 200	ns
t _{QVWX}	15, 16	Data valid to WR transition	13	WT.	t _{CLCL} –50	1007.02	ns
t _{WHQX}	15, 16	Data hold after WR	13	Nr.	t _{CLCL} -50	W. Market CC	ns
t _{QVWH}	16	Data valid to WR high	287	M.T	7t _{CLCL} -150	-1N.100	ns
t _{RLAZ}	15, 16	RD low to address float	. Cont	0	N N	0	ns
t _{WHLH}	15, 16	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock	1002. 01.17	AL 100×	JON.		.100 L	
t _{CHCX}	18	High time	20	CON.	20	t _{CLCL} -t _{CLCX}	ns
t _{CLCX}	18	Low time	20	CON	20	t _{CLCL} -t _{CHCX}	ns
t _{CLCH}	18	Rise time	100	20	1.1	20	ns
t _{CHCL}	18	Fall time		20	WT a	20	ns
Shift Regis	ter	NN. LON. COM.	ANN.		NIN	WWW.	
t _{XLXL}	17	Serial port clock cycle time	750	100	12t _{CLCL}	NIT.	ns
t _{QVXH}	17	Output data setup to clock rising edge	492	1004.	10t _{CLCL} -133	NNN -	ns
t _{XHQX}	17	Output data hold after clock rising edge	8		2t _{CLCL} -117	WWW	ns
tXHDX	17	Input data hold after clock rising edge	0	1.700	0		ns
t _{XHDV}	17	Clock rising edge to input data valid	N.A.	492	A A A A A A A A A A A A A A A A A A A	10t _{CLCL} -133	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the 80C31 and 80C32 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. See application note AN457 for external memory interface.

5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 µs for power-on or wakeup from power down.

80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7V–5.5V),

low power, high speed (33 MHz)

AC ELECTRICAL CHARACTERISTICS

80C31/80C32

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

		WWW.100Y.COM.TW		E CLOCK ⁴ : to f _{max}	33 MHz	CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	
t _{LHLL}	14	ALE pulse width	2t _{CLCL} -40	COM.	21		ns
t _{AVLL}	14	Address valid to ALE low	t _{CLCL} -25	100Y. OM	5		ns
tLLAX	14	Address hold after ALE low	t _{CLCL} -25	INY.CO.	WT.		ns
t _{LLIV}	14	ALE low to valid instruction in	WWW	4t _{CLCL} -65	Wm.	55	ns
t _{LLPL}	14	ALE low to PSEN low	t _{CLCL} -25	N.100 - CO	5		ns
t _{PLPH}	14	PSEN pulse width	3t _{CLCL} -45	-1100Y.C	45		ns
tPLIV	14	PSEN low to valid instruction in	NN NN	3t _{CLCL} -60	T	30	ns
t _{PXIX}	14	Input instruction hold after PSEN	0	NW.LO	0	N/	ns
t _{PXIZ}	14	Input instruction float after PSEN		t _{CLCL} -25	CON.	5	ns
t _{AVIV}	14	Address to valid instruction in	191 1	5t _{CLCL} -80	M	70	ns
t _{PLAZ}	14	PSEN low to address float	W	10	1.COM	10	ns
Data Memor	ry		1.1	WW.100		I	-
t _{RLRH}	15, 16	RD pulse width	6t _{CLCL} -100	10	82	N.L.	ns
t _{WLWH}	15, 16	WR pulse width	6t _{CLCL} -100	MM	82	TIM	ns
t _{RLDV}	15, 16	RD low to valid data in	Na N	5t _{CLCL} -90	O.V.C	60	ns 🕅
t _{RHDX}	15, 16	Data hold after RD	0	WW	0	OM.	ns
t _{RHDZ}	15, 16	Data float after RD	N.T.W	2t _{CLCL} -28	100	32	ns
tLLDV	15, 16	ALE low to valid data in	WT	8t _{CLCL} -150	1004	90	ns
t _{AVDV}	15, 16	Address to valid data in	V COMP.	9t _{CLCL} -165	14.2	105	ns
t _{LLWL}	15, 16	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	40	140	ns
t _{AVWL}	15, 16	Address valid to WR low or RD low	4t _{CLCL} -75	14 T	45		ns
t _{QVWX}	15, 16	Data valid to WR transition	t _{CLCL} -30	N N	0	101.0	ns
tWHQX	15, 16	Data hold after WR	t _{CLCL} -25	× 177	5	O.V.C	ns
t _{QVWH}	16	Data valid to WR high	7t _{CLCL} -130	-1	80	100	ns
t _{RLAZ}	15, 16	RD low to address float	1001.	0	N T	0	ns
t _{WHLH}	15, 16	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	5	55	ns
External Clo	ock	Too CONLY	W.10 COV	- N	WIX	11.2	J.C.
t _{CHCX}	18	High time	0.38t _{CLCL}	t _{CLCL} -t _{CLCX}		W.100	ns
t _{CLCX}	18	Low time	0.38t _{CLCL}	tCLCL-tCHCX	N	1	ns
t _{CLCH}	18	Rise time	V.V. Oak.C	5	V	N	ns
t _{CHCL}	18	Fall time	WW. Iou	5	-	WW.	ns
Shift Regist	er	1001. M.I.	N. 1001.	COM.T.	· · · · ·	WIN	100
t _{XLXL}	17 📢	Serial port clock cycle time	12t _{CLCL}	WIM	360	W.	ns
t _{QVXH}	17	Output data setup to clock rising edge	10t _{CLCL} -133	V.COmmerv	167	WW	ns
t _{XHQX}	17	Output data hold after clock rising edge	2t _{CLCL} -80	COM-	- SI		ns
t _{XHDX}	17	Input data hold after clock rising edge	0	U.I.	0		ns
							•••

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the 80C31 and 80C32 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Variable clock is specified for oscillator frequencies greater than 16 MHz to 33 MHz. For frequencies equal or less than 16 MHz, see 16 MHz "AC Electrical Characteristics", page 23.


5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- . Logic level low, or ALE

- P PSEN
- Q Output data
- $R \overline{RD}$ signal t Time
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float






Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle

80C31/80C32

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

80C31/80C32




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing






Figure 18. External Clock Drive

80C31/80C32







80C31/80C32





Figure 25. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V

boy.c

80C51 8-bit microcontroller family 128/256 byte RAM ROMIess low voltage (2.7V-5.5V), low power, high speed (33 MHz)

80C31/80C32




UNIT	A max.	A ₁ min.	A ₂ max.	00b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	elo	e ₁	014.7	ME	мн	w	Z ⁽¹ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note

OUTLINE	TAX N	REFE	RENCES	WWW.	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	WW.IU.	PROJECTION	ISSUE DATE

WWW.100Y.CO

80C31/80C32




UNII	A	min.	Α3	max.	bp	b ₁	DU	E	е	eD	еE	HD	HE	ĸ	max.	Lp	V	W	У	max.	max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27			17.65 17.40			0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 ⁰
inches	0.180 0.165	0.020	0.01	0.12	0.021 0.013	0.032 0.026	0.656 0.650	0.656 0.650	0.05	0.630 0.590		0.695 0.685		0.048 0.042		0.057 0.040	0.007	0.007	0.004	0.085	0.085	49
Note				1		N.10	001	.CO	M.	LM.			MM	N.1	001	.CO	M.	TM			NW.	117 1
1. Plas	stic or n	netal p	rotrusi	ons of	0.01 in	iches n	naximu	m per	side a	re not i	nclude	d.										

Note

OUTLINE VERSION REFERENCES EUROPEAN PROJECTION ISSUE DATE			1002.	are not included.			
	OUTLINE	VV	REFE	EUROPEAN			
	VERSION	IFC	JEDEC	EIAJ	.WW.L	PROJECTION	155UE DAT

100Y.CO 30

80C31/80C32



OUTLINE		REFER	EUROPEAN			
VERSION	IEC	JEDEC	EIAJ	WW	PROJECTION	ISSUE DATE
SOT307-2	WW	N. TOOY.CC	WTM	MMM.		9 5-02-04 97-08-01

80C31/80C32

	CONF.
勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www	. 100y. com. tw

Data sheet status

Data sheet	Product	Definition [1]
status	status	WWW. ONY.COM TW WWW. 100X.COM TW
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Let's make things better.

PHILIPS



PHILIPS

Philips Semiconductors