

PA12 • PA12A

FEATURES

- LOW THERMAL RESISTANCE 1.4° C/W
- CURRENT FOLDOVER PROTECTION NEW
- HIGH TEMPERATURE VERSION PA12H
- EXCELLENT LINEARITY Class A/B Output
- WIDE SUPPLY RANGE ±10V to ±50V
- HIGH OUTPUT CURRENT Up to ±15A Peak

APPLICATIONS


- MOTOR, VALVE AND ACTUATOR CONTROL
- MAGNETIC DEFLECTION CIRCUITS UP TO 10A
- POWER TRANSDUCERS UP TO 100kHz
- TEMPERATURE CONTROL UP TO 360W
- PROGRAMMABLE POWER SUPPLIES UP TO 90V
- AUDIO AMPLIFIERS UP TO 120W RMS

DESCRIPTION

The PA12 is a state of the art high voltage, very high output current operational amplifier designed to drive resistive, inductive and capacitive loads. For optimum linearity, especially at low levels, the output stage is biased for class A/B operation using a thermistor compensated base-emitter voltage multiplier circuit. The safe operating area (SOA) can be observed for all operating conditions by selection of user programmable current limiting resistors. For continuous operation under load, a heatsink of proper rating is recommended. The PA12 is not recommended for gains below –3 (inverting) or +4 (non-inverting).

This hybrid integrated circuit utilizes thick film (cermet) resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is hermetically sealed and electrically isolated. The use of compressible isolation washers voids the warranty.

EQUIVALENT SCHEMATIC





8-pin TO-3
PACKAGE STYLE CE


POWER RATING

Not all vendors use the same method to rate the power handling capability of a Power Op Amp. APEX rates the internal dissipation, which is consistent with rating methods used by transistor manufacturers and gives conservative results. Rating delivered power is highly application dependent and therefore can be misleading. For example, the 125W internal dissipation rating of the PA12 could be expressed as an output rating of 250W for audio (sine wave) or as 440W if using a single ended DC load. Please note that all vendors rate maximum power using an infinite heatsink.

THERMAL STABILITY

APEX has eliminated the tendency of class A/B output stages toward thermal runaway and thus has vastly increased amplifier reliability. This feature, not found in most other Power Op Amps, was pioneered by APEX in 1981 using thermistors which assure a negative temperature coefficient in the quiescent current. The reliability benefits of this added circuitry far outweigh the slight increase in component count.

EXTERNAL CONNECTIONS



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PA12 • **PA12A**

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

ABSOLUTE MAXIMUM RATINGS **SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, +Vs to -Vs OUTPUT CURRENT, within SOA POWER DISSIPATION, internal INPUT VOLTAGE, differential INPUT VOLTAGE, common mode TEMPERATURE, pin solder -10s TEMPERATURE, junction¹ TEMPERATURE RANGE, storage OPERATING TEMPERATURE RANGE, case PA12/PA12A

100V

125W

 $\pm V_s -3V$

15A

INPUT VOLTAGE, common mode TEMPERATURE, pin solder -10s TEMPERATURE, junction¹ TEMPERATURE RANGE, storage OPERATING TEMPERATURE RANGE, case -55 to +125°C								
SPECIFICATIONS		PA12		PA12A		Y.COM.		
PARAMETER	TEST CONDITIONS 2,5	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT	COM. WWI	1.10	A . $C_{O_{D}}$	TVN.		W	MA	ON COM
OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply OFFSET VOLTAGE, vs. power BIAS CURRENT, initial BIAS CURRENT, vs. temperature BIAS CURRENT, vs. supply OFFSET CURRENT, initial OFFSET CURRENT, vs. temperature INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE VOLTAGE RANGE ³ COMMON MODE REJECTION, DC	$T_{\rm C}=25^{\circ}{\rm C}$ Full temperature range $T_{\rm C}=25^{\circ}{\rm C}$ $T_{\rm C}=25^{\circ}{\rm C}$ $T_{\rm C}=25^{\circ}{\rm C}$ Full temperature range $T_{\rm C}=25^{\circ}{\rm C}$ $T_{\rm C}=25^{\circ}{\rm C}$ Full temperature range $T_{\rm C}=25^{\circ}{\rm C}$ $T_{\rm C}=25^{\circ}{\rm C}$ $T_{\rm C}=25^{\circ}{\rm C}$ Full temperature range Full temperature range Full temp. range, $V_{\rm CM}=\pm V_{\rm S}$ -6V	±V _s -5	±2 ±10 ±30 ±20 ±12 ±50 ±10 ±12 ±50 200 3 ±V _s -3 100	±6 ±65 ±200 ±30 ±500	N TW LTW M.TV DM. ^{T,T}	±1 * * * 10 * ±5 * * * * *	±4 ±40 * 20 *	mV μV/°C μV/V μV/W nA pA/°C pA/ nA pA/°C MΩ pF V dB
GAIN	W.100 1. COM.1		NN.1		OM.	T V		MWW.IO
OPEN LOOP GAIN at 10Hz OPEN LOOP GAIN at 10Hz GAIN BANDWIDTH PRODUCT @ 1MHz POWER BANDWIDTH PHASE MARGIN, A _V = +4	T_{c} = 25°C, 1KΩ load Full temp. range, 8Ω load T_{c} = 25°C, 8Ω load T_{c} = 25°C, 8Ω load Full temp. range, 8Ω load	96 13	110 108 4 20 20		C*N	* * * *		dB dB MHz kHz
OUTPUT	WWW. 100Y.CO. TW		MM		M.C.	~\1\T		MM
VOLTAGE SWING ³ VOLTAGE SWING ³ VOLTAGE SWING ³ CURRENT, peak SETTLING TIME to .1% SLEW RATE CAPACITIVE LOAD CAPACITIVE LOAD	$T_{\rm c}=25^{\circ}{\rm C}$, PA12 = 10A, PA12A = 15A $T_{\rm c}=25^{\circ}{\rm C}$, $I_{\rm o}=5{\rm A}$ Full temp. range, $I_{\rm o}=80{\rm mA}$ $T_{\rm c}=25^{\circ}{\rm C}$ $T_{\rm c}=25^{\circ}{\rm C}$, 2V step $T_{\rm c}=25^{\circ}{\rm C}$ Full temperature range, $A_{\rm v}=4$ Full temperature range, $A_{\rm v}>10$	±V _s -6 ±V _s -5 ±V _s -5 10	2 4	1.5 SOA	* * * 15 *		*	V V V A μs V/μs nF
POWER SUPPLY	WW 100X.Co	V.TW			W 10	01.		1
VOLTAGE CURRENT, quiescent	Full temperature range T _C = 25°C	±10	±40 25	±45 50	M	*	±50 *	V mA
THERMAL	MM 1007.C	T.Mo.	N		TATAN	100x		1.1.
RESISTANCE, AC, junction to case ⁴ RESISTANCE, DC, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	$T_{\rm C}$ = -55 to +125°C, F > 60Hz $T_{\rm C}$ = -55 to +125°C $T_{\rm C}$ = -55 to +125°C Meets full range specification	-25	.8 1.25 30	.9 1.4 +85	– 55	V.1*********	* * +125	°C/W °C/W °C/W °C

NOTES:

- The specification of PA12A is identical to the specification for PA12 in applicable column to the left.
 - Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation 1. to achieve high MTTF.
 - The power supply voltage for all tests is ± 40 , unless otherwise noted as a test condition.
- $+V_S$ and $-V_S$ denote the positive and negative supply rail respectively. Total V_S is measured from $+V_S$ to $-V_S$. 3.
- 4. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.
- 5. Full temperature range specifications are guaranteed but not 100% tested.

CAUTION


The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

TYPICAL PERFORMANCE GRAPHS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

PA12 • PA12A



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

OPERATING CONSIDERATIONS


GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

SAFE OPERATING AREA (SOA)

The output stage of most power amplifiers has three distinct limitations:

- The current handling capability of the transistor geometry and the wire bonds.
- The second breakdown effect which occurs whenever the simultaneous collector current and collector-emitter voltage exceeds specified limits.
- 3. The junction temperature of the output transistors.



The SOA curves combine the effect of all limits for this Power Op Amp. For a given application, the direction and magnitude of the output current should be calculated or measured and checked against the SOA curves. This is simple for resistive loads but more complex for reactive and EMF generating loads. However, the following guidelines may save extensive analytical efforts.

 Capacitive and dynamic* inductive loads up to the following maximum are safe with the current limits set as specified.

	CAPACIT	IVE LOAD	INDUCTIVE LOAD		
$\pm V_s$	$I_{LIM} = 5A$	$I_{LIM} = 10A$	$I_{LIM} = 5A$	$I_{LIM} = 10A$	
50V	200μF	125μF	5mH	2.0mH	
40V	500μF	350µF	15mH	3.0mH	
35V	2.0mF	850μF	50mH	5.0mH	
30V	7.0mF	2.5mF	150mH	10mH	
25V	25mF	10mF	500mH	20mH	
20V	60mF	20mF	1,000mH	30mH	
15V	150mF	60mF	2,500mH	50mH	

*If the inductive load is driven near steady state conditions, allowing the output voltage to drop more than 8V below the supply rail with $I_{\text{LIM}}=15A$ or 25V below the supply rail with $I_{\text{LIM}}=5A$ while the amplifier is current limiting, the inductor must be capacitively coupled or the current limit must be lowered to meet SOA criteria.

2. The amplifier can handle any EMF generating or reactive load and short circuits to the supply rail or common if the current limits are set as follows at $T_c = 25$ °C:

±V _s	SHORT TO $\pm V_s$ C, L, OR EMF LOAD	SHORT TO COMMON		
50V	.30A	2.4A		
40V	.58A	2.9A		
35V	.87A	3.7A		
30V	1.5A	4.1A		
25V	2.4A	4.9A		
20V	2.9A	6.3A		
15V	4.2A	8.0A		

These simplified limits may be exceeded with further analysis using the operating conditions for a specific application.

CURRENT LIMITING

Refer to Application Note 9, "Current Limiting", for details of both fixed and foldover current limit operation. Visit the Apex web site at www.apexmicrotech.com for a copy of the Power Design spreadsheet (Excel) which plots current limits vs. steady state SOA. Beware that current limit should be thought of as a $\pm -20\%$ function initially and varies about 2:1 over the range of $\pm 5\%$ to 125°C.

For fixed current limit, leave pin 7 open and use equations 1 and 2.

$$R_{CL} = 0.65/L_{CL}$$
 (1)
$$I_{CL} = 0.65/R_{CL}$$
 (2)

Where:

 I_{CL} is the current limit in amperes.

R_{CL} is the current limit resistor in ohms.

For certain applications, foldover current limit adds a slope to the current limit which allows more power to be delivered to the load without violating the SOA. For maximum foldover slope, ground pin 7 and use equations 3 and 4.

$$I_{CL} = \frac{0.65 + (\text{Vo} * 0.014)}{\text{P}}$$
 (3)

$$R_{CL} = \frac{0.65 + (Vo * 0.014)}{I}$$
 (4)

Where:

Vo is the output voltage in volts.

Most designers start with either equation 1 to set $R_{\rm CL}$ for the desired current at 0v out, or with equation 4 to set $R_{\rm CL}$ at the maximum output voltage. Equation 3 should then be used to plot the resulting foldover limits on the SOA graph. If equation 3 results in a negative current limit, foldover slope must be reduced. This can happen when the output voltage is the opposite polarity of the supply conducting the current.

In applications where a reduced foldover slope is desired, this can be achieved by adding a resistor (R_{FO}) between pin 7 and ground. Use equations 4 and 5 with this new resistor in the circuit.

$$I_{CL} = \frac{0.65 + \frac{\text{Vo} * 0.14}{10.14 + \text{R}_{FO}}}{\text{R}_{CL}}$$
 (5)

$$R_{CL} = \frac{0.65 + \frac{Vo * 0.14}{10.14 + R_{FO}}}{I_{CL}}$$
(6)

Where:

R_{FO} is in K ohms.