



PA52 • PA52A

HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

FEATURES

- HIGH INTERNAL DISSIPATION 400 Watts
- HIGH CURRENT 40A Continuous, 80A PEAK
- HIGH SLEW RATE 50V/us
- OPTIONAL BOOST VOLTAGE INPUTS

APPLICATIONS


SEMI-CONDUCTOR TESTING

DESCRIPTION

The PA52 is a MOSFET power operational amplifier that extends the performance limits of power amplifiers in slew rate and power bandwidth, while maintaining high current and power dissipation ratings.

Boost voltage inputs allow the small signal portion of the amplifier to operate at a higher voltage than the high current output stage. The amplifier is then biased to achieve close linear swings to the supply rails at high currents for extra efficient operation.

EQUIVALENT SCHEMATIC






12-pin DIP PACKAGE STYLE CR

The JEDEC MO-127 12-pin Power Dip™ package (see Package Outlines) is hermetically sealed and isolated from the internal circuits. The use of compressible thermal washers and/or improper mounting torque will void the product warranty. Please see "General Operating Considerations".

EXTERNAL CONNECTIONS



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

PA52 • PA52A

Http://www. 100y. com. tw

ABSOLUTE MAXIMUM RATINGS
SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, +Vs to -Vs 200V BOOST VOLTAGE, +Vb to -Vb 230V OUTPUT CURRENT, within SOA 80A POWER DISSIPATION, internal 400W INPUT VOLTAGE, differential ±20V INPUT VOLTAGE, common mode $\pm V_b$ TEMPERATURE, pin solder - 10s 300°C TEMPERATURE, junction² 150°C -65 to +150°C TEMPERATURE, storage -55 to +125°C OPERATING TEMPERATURE RANGE, case

TEMPERATURE, junction ² 150°C TEMPERATURE, storage -65 to +150°C OPERATING TEMPERATURE RANGE, case -55 to +125°C								
SPECIFICATIONS	ON.I. WWY	PA52			PA52A			Y.CON
PARAMETER	TEST CONDITIONS ¹	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply BIAS CURRENT, initial BIAS CURRENT vs. supply OFFSET CURRENT, initial INPUT IMPEDANCE, DC IMPUT CAPACITANCE COMMON MODE VOLTAGE RANGE	Full temperature range Full temperature range	-V _B +12	5 20 10 10 .01 10 .01 10" 13	10 50 30 50	N ITW ITW	2 * * * * * * * * * * * * * * * * * * *	5 * * *	mV μV/°V μV/V pA pA/V pA Ω pF
COMMON MODE REJECTION,DC INPUT NOISE	Full temp, range, V _{CM} = ±20V 100KHZ BW, Rs=1KΩ	+V _B -14	100 10	y.C ^C	***************************************	*	***	V dB μVrms
GAIN OPEN LOOP,@ 15Hz GAIN BANDWIDTH PRODUCT POWER BANDWIDTH	Full temperature range $R_L=10\Omega$ $R_L=4\Omega$, $V_o=180V_{p.p.}$, $Av=-10$ Full temperature range	94	102 3 90	100X	COM	TV.	~	dB MHz kHz
OUTPUT VOLTAGE SWING VOLTAGE SWING, PA52 VOLTAGE SWING, PA52A CURRENT, peak SETTLING TIME TO.1% SLEW RATE RESISTANCE	$\begin{array}{c} I_o=40A\\ \pm V_{BOOST}=\pm V_S\pm 10V,\ I_o=40A\\ \pm V_{BOOST}=\pm V_S\pm 10V,\ I_o=50A\\ 3ms\ 10\%\ Duty\ Cycle\\ A_V=-10,10V\ STEP,R_L=4\Omega\\ A_V=-10\\ I_o=0,\ NO\ LOAD,\ 2MHZ \end{array}$	±V _s ∓9.5 ±V _s ∓5.8 80 50	±V _S ∓8.0 ±V _S ∓4.0	MM: M:10 M:10	* ±V _S ∓5.8 *	* ±V _s = 5.0 *	LM M	V V V A μs V/μs
POWER SUPPLY VOLTAGE, ±V _{BOOST} VOLTAGE, ±V _S CURRENT,quiescent, boost supply CURRENT, quiescent, total	Full temperature range Full temperature range	+14, -12 ±3	±30 26 30	±115 ±100 32 36	*	Y.COM	* * *	V V mA mA
THERMAL RESISTANCE,AC,junction to case ³ RESISTANCE,DC,junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, F>60HZ Full temperature range, F>60HZ Full temperature range Meets full range specification	-25	.2 .25 12	.25 .31 85	*****	10.*X.C	O*/	°C/W °C/W °C/W °C

NOTES:

- * The specification of PA52A is identical to the specification for PA52 in applicable column to the left
- Unless otherwise noted: T_C = 25°C, DC input specifications are ± value given. Power supply voltage is typical rating. ±V_{BOOST} = ±V_S.
- 2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- 3. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.

CAUTION


The PA52 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

TYPICAL PERFORMANCE GRAPHS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw PA52 • PA52



PA52 • PA52A

GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CURRENT LIMIT

There is no internal circuit provision for current limit in the PA52. However, the PA52 circuit board in the PA52 evaluation kit does provide a means whereby the output current can be sensed. An external circuit current limit can thereby be implemented if needed. See EK27 data sheet for more details.

BOOST OPERATION

With the V_{BOOST} feature the small signal stages of the amplifier are operated at higher supply voltages than the amplifier's high current output stage. $+V_{BOOST}$ (pin 11) and $-V_{BOOST}$ (pin 12) are connected to the small signal circuitry of the amplifier. $+V_{S}$ (pin 9,10) and $-V_{S}$ (pin 3,4) are connected to the high current output stage. An additional 10V on the V_{BOOST} pins is sufficient to allow the small signal stages to drive the output transistors into saturation and improve the output voltage swing for extra efficient operation when required. When close swings to the supply rails is not required the $+V_{BOOST}$ and $+V_{S}$ pins must be strapped together as well as the $-V_{BOOST}$ and $-V_{S}$ pins. The boost voltage pins must not be at a voltage lower than the V_{S} pins.

COMPENSATION

Compensation is internally fixed for a gain of 3 or more and is not adjustable by the user. The PA52 therefore is not unity gain stable.

POWER SUPPLY BYPASSING

Proper and sufficient power supply bypassing is crucial to proper operation of the PA52. Bypass the +Vb and -Vb supply pins with a minimum .1 μF ceramic capacitors directly at the supply pins. On the +Vs and -Vs pins use a combination of ceramic and electrolytic capacitors. Use 1 μF ceramic capacitors and an electrolytic capacitor at least 10 μF for each amp of output current required.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw