

14-Pin, 8-Bit CMOS Microcontroller

Device included in this Data Sheet:

PIC16C505

High-Performance RISC CPU:

- Only 33 instructions to learn
- Operating speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle

Device	Memory					
Device	Program	Data				
PIC16C505	1024 x 12	72 x 8				

- Direct, indirect and relative addressing modes for data and instructions
- 12-bit wide instructions
- 8-bit wide data path
- 2-level deep hardware stack
- Eight special function hardware registers
- Direct, indirect and relative addressing modes for data and instructions
- All single cycle instructions (200 ns) except for program branches which are two-cycle

Peripheral Features:

- 11 I/O pins with individual direction control
- 1 input pin
- High current sink/source for direct LED drive
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagram:

PDIP, SOIC, Ceramic Side Brazed Vss VDD RB5/OSC1/CLKIN RB0 13 RB4/OSC2/CLKOUT IC16C505 RB1 12 RB3/MCLR/VPP RB2 11 RC5/T0CKI RC0 10 RC4 RC1 RC3 RC₂

Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™)
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with dedicated on-chip RC oscillator for reliable operation
- Programmable Code Protection
- Internal weak pull-ups on I/O pins
- · Wake-up from Sleep on pin change
- Power-saving Sleep mode
- Selectable oscillator options:
 - INTRC: Precision internal 4 MHz oscillator
 - EXTRC: External low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High speed crystal/resonator
 LP: Power saving, low frequency
 - crystal

CMOS Technology:

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range (2.5V to 5.5V)
- Wide temperature ranges
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C
 - < 1.0 μA typical standby current @ 5V
- Low power consumption - < 2.0 mA @ 5V, 4 MHz
 - 15 μA typical @ 3.0V, 32 kHz for TMR0 running in SLEEP mode
 - < 1.0 µA typical standby current @ 5V

TABLE OF CONTENTS

1.0	General Description	
2.0	PIC16C505 Device Varieties	5
3.0	Architectural Overview	7
4.0	Memory Organization	11
5.0	I/O Port	
6.0	Timer0 Module and TMR0 Register	
7.0	Special Features of the CPU	
8.0	Instruction Set Summary	
9.0	Development Support	51
10.0	Electrical Characteristics - PIC16C505	57
11.0	DC and AC Characteristics - PIC16C505	71
11.0	Packaging Information	
Index		
On-L	ine Support	
Read	ler Response	82
	6C505 Product Identification System	

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y

1.0 GENERAL DESCRIPTION

The PIC16C505 from Microchip Technology is a lowcost, high-performance, 8-bit, fully static, EPROM/ ROM-based CMOS microcontroller. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200 µs) except for program branches, which take two cycles. The PIC16C505 delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C505 product is equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are five oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator mode. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC16C505 is available in the cost-effective One-Time-Programmable (OTP) version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers, while benefiting from the OTP's flexibility.

The PIC16C505 product is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on $IBM^{\textcircled{R}}$ PC and compatible machines.

1.1 Applications

The PIC16C505 fits in applications ranging from personal care appliances and security systems to lowpower remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller perfect for applications with space limitations. Low-cost, low-power, highperformance, ease of use and I/O flexibility make the PIC16C505 very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, and coprocessor applications).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

WWW.100Y.C

TABLE 1-1: PIC16C505 DEVICE

TABLE 1-1:	PIC16C505 DEVICE	N.COM
	W 1001. ONL. 1	PIC16C5
Clock	Maximum Frequency of Operation (MHz)	20
Memory	EPROM Program Memory	1024
Memory	Data Memory (bytes)	72
	Timer Module(s)	TMR0
Peripherals	Wake-up from SLEEP on pin change	Yes
T	I/O Pins	11
	Input Pins	I COM
Features	Internal Pull-ups	Yes
	In-Circuit Serial Programming	Yes
	Number of Instructions	33
	Packages	14-pin DIP, SOIC, JW

The PIC16C505 device has Power-on Reset, selectable Watchdog Timer, selectable code protect, high I/O current capability and precision internal oscillator.

100Y.COM.T

WWW.100Y.

The PIC16C505 device uses serial programming with data pin RB0 and clock pin RB1.

WWW.100Y.COM.TW 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.C

CON.TW

WWW 100Y.COM.TW

2.0 PIC16C505 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C505 Product Identification System at the back of this data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in a ceramic windowed package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes.

Note:	Please note that erasing the device will
	also erase the pre-programmed internal
	calibration value for the internal oscillator.
	The calibration value must be saved prior
	to erasing the part.

Microchip's PICSTART[®] PLUS and PRO MATE[®] II programmers all support programming of the PIC16C505. Third party programmers also are available; refer to the *Microchip Third Party Guide,* (DS00104), for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility of frequent code updates or small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program medium to high quantity units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM

WWW.100Y.CON

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

V.100Y.COM.TW

WWW.100Y

WW.100Y.COM.TW

WWW.100Y.C

<u>.c</u>oM.TW

TATE 100Y.COM.TW

WWW.100Y.COM.1

100Y.COM.TW

WWW.100Y.CO

WWW.

WW.100Y.COM.TW

W.100Y.COM.TW

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C505 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C505 uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200ns @ 20MHz) except for program branches.

The Table below lists program memory (EPROM) and data memory (RAM) for the PIC16C505.

Device	Memory					
Device	Program	Data				
PIC16C505	1024 x 12	72 x 8				

The PIC16C505 can directly or indirectly address its register files and data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16C505 has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C505 simple yet efficient. In addition, the learning curve is reduced significantly.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw The PIC16C505 device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

WW.100Y.COM



WWW.100Y

NAN'TOOX'COM

WWW.100Y.C

WWW.100Y.COM.T

FIGURE 3-1: PIC16C505 BLOCK DIAGRAM

> 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Name	DIP Pin #	SOIC Pin #	I/O/P Type	Buffer Type	Description
RB0	13	13	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB1	12	12	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
RB2	11	11	I/O	TTL	Bi-directional I/O port.
RB3/MCLR/Vpp	4	400	2.CON 2.CON 07.CO 007.C 1007.C	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull- up only when configured as RB3. ST when configured as MCLR.
RB4/OSC2/CLKOUT	3	3	I/O		Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, RB4 in other modes). Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. In EXTRC and INTRC modes, the pin output can be configured to CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RB5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (RB5 in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when RB5, ST input in external RC oscillator mode.
RC0	10	10	I/O	TTL	Bi-directional I/O port.
RC1	9	9	I/O	TTL	Bi-directional I/O port.
RC2	8	8	I/O	TTL.	Bi-directional I/O port.
RC3	7	7	I/O	TTL	Bi-directional I/O port.
RC4	6	6	I/O	TTL	Bi-directional I/O port.
RC5/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
Vdd	1 0	1	Р	3	Positive supply for logic and I/O pins
Vss	14	14	Р	<u> </u>	Ground reference for logic and I/O pins

PIC16C505 PINOUT DESCRIPTION TABLE 3-1.

Legend: I = input, O = output, I/O = input/output, P = power, - = not used, TTL = TTL input, ST = Schmitt Trigger input WWW.100Y.COM.

WW 100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW WWW.100Y.COM.T 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An Instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

1. MOVLW	03H	100	Fetch 1	Execute 1	WW			
2. MOVWF	PORTB	.10-	V.COM.	Fetch 2	Execute 2	NON.CON		
3. CALL	SUB_1		COM		Fetch 3	Execute 3	M	
4. BSF	PORTB, BIT	Г1				Fetch 4	Flush	WW
						100Y.	Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION


PIC16C505 memory is organized into program memory and data memory. For the PIC16C505, a paging scheme is used. Program memory pages are accessed using one STATUS register bit. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization

The PIC16C505 devices have a 12-bit Program Counter (PC).

The 1K x 12 (0000h-03FFh) for the PIC16C505 are physically implemented. Refer to Figure 4-1. Accessing a location above this boundary will cause a wrap-around within the first 1K x 12 space. The effective reset vector is at 0000h, (see Figure 4-1). Location 03FFh contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C505



1: Address 0000h becomes the effective reset vector. Location 03FFh contains the MOVLW XX INTERNAL RC oscillator calibration value.


WW.100X.COM.TW

4.2 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers and General Purpose Registers.

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the Status Register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.


The General Purpose Registers are used for data and control information under command of the instructions.



For the PIC16C505, the register file is composed of 8 Special Function Registers, 24 General Purpose Registers and 48 General Purpose Registers that may be addressed using a banking scheme (Figure 4-2).

4.2.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register FSR (Section 4.8).



SPECIAL FUNCTION REGISTERS 4.2.2

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets ⁽²⁾
00h	INDF	Uses conte	ents of FS	R to addres	ss data mei	mory (not a	physical reg	gister)	1.0	xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit real-ti	me clock/	counter	WT .		MM	11	OY.C	xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Low order	B bits of P	c - C	NY.	1111 1111	1111 1111				
03h	STATUS	RBWUF	UNT I	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹
04h	FSR	Indirect dat	a memory	y address p	ointer			WW	700.	110x xxxx	11uu uuuu
05h	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CALO	_	V.100	1000 00	uuuu uu
N/A	TRISB	_ <	15	I/O contro	ol registers	WIN		M.	10	11 1111	11 1111
N/A	TRISC	_	N-AV	I/O contro	ol registers	WT		WW	-11	11 1111	11 1111
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
06h	PORTB			RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC	<u> </u>	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', - = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: If reset was due to wake-up on pin change, then bit 7 = 1. All other rests will cause bit 7 = 0.

Note 2: Other (non-power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.T

WWW.100Y.COM.TW

WWW.100Y.C

NW 100Y.COM.T

4.3 **STATUS Register**

This register contains the arithmetic status of the ALU, the RESET status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register, because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Instruction Set Summary.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

REGISTER 4-1: STATUS REGISTER (ADDRESS:03h)

RBWUF	— PA0	TO	PD	Z	DC	C	R = Readable bit	
bit7	6 5	4	3.00	2011	TW	bit0	W = Writable bit U = Unimplemented bit, read as '0'	
							- n = Value at POR reset	
bit 7:	RBWUF : I/O reset bit 1 = Reset due to wake- 0 = After power up or o			n change				1
bit 6:	Unimplemented							V
bit 5:	PA0 : Program page pred 1 = Page 1 (200h - 3FF 0 = Page 0 (000h - 1FF Each page is 512 bytes Using the PA0 bit as a g page preselect is not re	h) h) general p	ourpose read/					NTN NI WI NI IW
bit 4:	TO : Time-out bit 1 = After power-up, CLF 0 = A WDT time-out oct		truction, or SI	LEEP instructio	n NOY.CO			OM.TW
bit 3:	PD : Power-down bit 1 = After power-up or b 0 = By execution of the			ion				COM.TV
bit 2:	Z : Zero bit 1 = The result of an arit 0 = The result of an arit							NCOM.
bit 1:	DC : Digit carry/borrow B ADDWF 1 = A carry from the 4th 0 = A carry from the 4th SUBWF 1 = A borrow from the 4 0 = A borrow from the 4	n low ord n low ord 4th low o	ler bit of the re ler bit of the re rder bit of the	esult occurred esult did not oc result did not o	cur			10 Y.CON 1 10 Y.CON N 100Y.CO N 100Y.CO
bit 0:	C: Carry/borrow bit (for ADDWF 1 = A carry occurred 0 = A carry did not occu		SUBWF 1 = A born	RF, RLF instruc row did not occ row occurred		RRF or R Load bit w	LF vith LSB or MSB, respectively	WW.100Y.

WWW.100Y.

NTW 100Y.COM.T

4.4 OPTION Register

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A RESET sets the OPTION<7:0> bits.

REGISTER 4-2: OPTION REGISTER

W-1 W-1 W-1 W-1 W-1 W-1 W-1 W-1 RBWU RBPU TOCS TOSE PSA PS2 PS1 PS0 R = Readable bit = Writable bit W bit7 6 5 4 3 2 bit0 1 U = Unimplemented bit, read as '0' = Value at POR reset RBWU: Enable wake-up on pin change (RB0, RB1, RB3, RB4) bit 7: 1 = Disabled 0 = Enabled RBPU: Enable weak pull-ups (RB0, RB1, RB3, RB4) bit 6: 1 = Disabled0 = Enabled bit 5: TOCS: Timer0 clock source select bit 1 = Transition on T0CKI pin (overrides TRIS <RC57> 勝特力材料 886-3-5753170 0 = Transition on internal instruction cycle clock, Fosc/4 胜特力电子(上海) 86-21-54151736 bit 4: TOSE: Timer0 source edge select bit 胜特力电子(深圳) 86-755-83298787 1 = Increment on high to low transition on the T0CKI pin 0 = Increment on low to high transition on the T0CKI pin Http://www.100y.com.tw PSA: Prescaler assignment bit bit 3: 1 = Prescaler assigned to the WDT 0 = Prescaler assigned to Timer0 bit 2-0: PS<2:0>: Prescaler rate select bits **Bit Value** Timer0 Rate WDT Rate 000 1:2 1:1 001 1:4 1:2 010 1:8 1:4 011 1:16 1:8 100 1:32 1:16 101 1:64 1:32 1:128 1:64 110 1:256 1:128 111

Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides OPTION control of RBPU and RBWU).

4.5 **OSCCAL Register**

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal 4 MHz oscillator. It contains six bits for calibration

Note:	Please note that erasing the device will
	also erase the pre-programmed internal
	calibration value for the internal oscillator.
	The calibration value must be read prior to
	erasing the part, so it can be repro-
	grammed correctly later.

After you move in the calibration constant, do not change the value. See Section 7.2.5

WWW.100X.CO

WWW.100 REGISTER 4-3: OSCCAL REGISTER (ADDRESS 05h) PIC16C505

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
CAL5	CAL4	CAL3	CAL2	CAL1	CALO	_		R = Readable bit
pit7							bit0	W = Writable bit
							U = Unimplemented bit, read as '0'	
								- n = Value at POR reset
bit 7-2:	CAL<5:0	>: Calibra	tion					WW.IOU CON.
bit 1-0	Unimplem	nented rea	ad as '0'					
I.W.K		ON.	<1	A NA	1.100	COM	N.	WWW.PUNKCOM

WW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.C

COM.TW

WWW 100Y.COM.TW

4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C505



4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction.) After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

PIC16C505 devices have a 12-bit wide hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1:	There are no STATUS bits to indicate stack overflows or stack underflow conditions.
Note 2:	There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETLW, and instructions.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM

4.8 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- Register file 07 contains the value 10h
- Register file 08 contains the value 0Ah
- Load the value 07 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 08)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

FIGURE 4-4: DIRECT/INDIRECT ADDRESSING


EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	movlw	0x10	;initialize pointer
	movwf	FSR	; to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR,F	;inc pointer
	btfsc	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	-si 1003		;YES, continue
	N:		

The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

The device uses FSR<6:5> to select between banks 0:3.



5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set.

5.1 <u>PORTB</u>

PORTB is an 8-bit I/O register. Only the low order 6 bits are used (RB<5:0>). Bits 7 and 6 are unimplemented and read as '0's. Please note that RB3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during port read. Pins RB0, RB1, RB3 and RB4 can be configured with weak pull-ups and also with wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, weak pull-up is always off and wake-up on change for this pin is not enabled.

5.2 PORTC

PORTC is an 8-bit I/O register. Only the low order 6 bits are used (RC<5:0>). Bits 7 and 6 are unimplemented and read as '0's.

5.3 TRIS Registers

The output driver control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are RB3, which is input only, and RC5, which may be controlled by the option register. See Register 4-2.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

5.4 <u>I/O Interfacing</u>

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins except RB3, which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except RB3) can be programmed individually as input or output.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN




TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRISB	W PA. N		I/O contro	l registers		NWN	1.22	N.CC	11 1111	11 1111
N/A	TRISC	. WTW.	<u> </u>	I/O contro	l registers		W	N.10.	N C	11 1111	11 1111
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS	RBWUF	10	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu ⁽¹⁾
06h	PORTB	ATAN .	01	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	uu uuuu
07h	PORTC	NT.	N. <u></u>	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	🔊uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = depends on condition.

Note 1: If reset was due to wake-up on pin change, then bit 7 = 1. All other rests will cause bit 7 = 0.

5.5 I/O Programming Considerations

5.5.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential readmodify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORTB Settings
; PORTB<5:3> Inputs
; PORTB<2:0> Outputs

I OICID VI · OF	oucpueb	

	PORTB latch	PORTB pins
BCF PORTB, 5	;01 -ppp	11 pppp
BCF PORTB, 4	;10 -ppp	11 pppp
MOVLW 007h		
TRIS PORTB	;10 -ppp	11 pppp

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;RB5 to be latched as the pin value (High).

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

SUCCESSIVE I/O OPERATION FIGURE 5-2:

Instruction fetched		MOVF PORTB,W	(<u>PC+2</u>)	PC + 3	This example shows a write to PORT followed by a read from PORTB.
WIN	MOVWF PORTB	MOVF PORTB,W	NOP	NOP	Data setup time = (0.25 TCY – TPD)
RB<5:0>	WW	;		WWW.	where: TCY = instruction cycle.
01.1		N. Post nin CC	Port nin		TPD = propagation delay
MT.MO		Port pin written here	Port pin sampled here		Therefore, at higher clock frequencies, a write followed by a read may be problematic
Instruction executed		MOVWF PORTB (Write to PORTB)		NOP	N.100Y.COM.TW
Y.COM.		VWW.1001	.COM.TW		W.100Y.COM.TW
ON.COM	WT	WW 100	Y.CO. TW	W	N 1002.CON.TN
N.COM	WT	WWW.	OY.COM TY	N N	NW TOX.COM.TW

V.100Y.COM.TW

WWW.100

OM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.C

CON.TW

WWW 100Y.COM.TW

WWW.100Y

WWW.100Y.COM.

WWW.100Y.CON

WWW.100Y.COM.TW

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.C

CONTW

TATE 100Y.COM.TW

WWW.100Y

100Y.COM.TW

100Y.COM.TW

WWW.100Y.CO

WWW.

6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock


Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.


A summary of registers associated with the Timer0 module is found in Table 6-1.



PC (Program Counter)	Q1 Q2 Q3	3 Q4 Q1 Q2 Q3	3 Q4 Q1 Q2 Q3 Q4 Q	PC+2	21 Q2 Q3 Q4 G	PC+4	21 Q2 Q3 Q4 Q PC+5 X	PC+6
Instruction Fetch	N N		MR0 MOVF TMR0,W M					
Timer0	ТО	<u>χ Τ0+1</u>	χ <u>το+2</u> χ		NTO	X	NT0+1)(NT0+2
Instruction Executed	1 1 1	WWW.I	Write TMR0 executed	Read TMR0 reads NT0	Read TMR0	Read TMR0 reads NT0	Read TMR0 reads NT0 + 1	Read TMR0

TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE FIGURE 6-2:

TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2 FIGURE 6-3:



REGISTERS ASSOCIATED WITH TIMER0 TABLE 6-1:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 -	8-bit real	-time clo	ck/count	ter	OM.			xxxx xxxx	uuuu uuuu
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRISC			RC5	RC4	RC3	RC2	RC1	RC0	11 1111	11 1111

I

WW.100Y.COM.TW

WWW.100Y.C

COM.TW

WWW 100Y.COM.TW

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

WWW.100Y.COM.

WWW.100

6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

WWW.100Y.COM

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.





- 2: External clock if no prescaler selected; prescaler output otherwise.
 - **3:** The arrows indicate the points in time where sampling occurs.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

6.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (Section 7.6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

1.CLRWDT	;Clear WDT
2.CLRF TMR0	;Clear TMR0 & Prescaler
3.MOVLW '00xx1111'b	;These 3 lines (5, 6, 7)
4.OPTION	; are required only if
	; desired
5.CLRWDT	;PS<2:0> are 000 or 001
6.MOVLW '00xx1xxx'b	;Set Postscaler to
7.OPTION	; desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT

'xxxx0xxx

;Clear WDT and ;prescaler ;Select TMR0, new ;prescale value and ;clock source

OPTION

MOVLW




FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

© 1999 Microchip Technology Inc.

7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16C505 microcontroller has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator selection
- Reset
 - Power-On Reset (POR)
 - Device Reset Timer (DRT)
 - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit Serial Programming
- Clock Out

The PIC16C505 has a Watchdog Timer, which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using HS, XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC, there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

The PIC16C505 configuration word consists of 12 bits. Configuration bits can be programmed to select various device configurations. Three bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the MCLR enable bit. Seven bits are for code protection (Register 7-1).

REGISTER 7-1: CONFIGURATION WORD FOR PIC16C505

CP	CP	CP	CP	CP	CP	MCLRE	CP	WDTE	FOSC2	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address ⁽²⁾	0FFFh
bit 11-6,	4: CP (Code Pro	otection	bits ⁽¹⁾⁽²)(3)							1007	
bit 5:	1 = F	RB3/MCI	3/MCLR	nction is	MCLR	ct /O, <u>MCLR</u> i	interna	ally tied to	Vdd				
bit 3:	1 = \	TE: Watc NDT ena NDT disa		er enable	e bit								
bit 2-0:	111 110 101 100 011 010 001 000	= extern = extern = interna = interna = invalid = HS os = XT oso = LP oso	al RC os al RC osc al RC osc selectior cillator cillator cillator	cillator/C cillator/R cillator/Cl cillator/RI า	LKOUT B4 func _KOUT 34 func	function o ction on RB function or tion on RB	4/OS0 n RB4/ 4/OSC	2/CLKOU OSC2/CL 2/CLKOU	JT pin KOUT pir T pin	OM.T OM.T COM			
Note 1:			ays unco ibration i			the PIC16 INTRC.	C505.	This loca	tion conta	ains the			
2:						g Specificat ser address					the con-		
3:						the same							

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

The PIC16C505 can be operated in four different oscillator modes. The user can program three configuration bits (FOSC<2:0>) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- HS: High Speed Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In HS, XT or LP modes, a crystal or ceramic resonator is connected to the RB5/OSC1/CLKIN and RB4/ OSC2/CLKOUT pins to establish oscillation (Figure 7-1). The PIC16C505 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS, XT or LP modes, the device can have an external clock source drive the RB5/OSC1/CLKIN pin (Figure 7-2).

FIGURE 7-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)




FIGURE 7-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16C505

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2
XT	4.0 MHz	30 pF	30 pF
HS	16 MHz	10-47 pF	10-47 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC16C505

Osc Type	Resonator Freq				
🔨 LP	32 kHz ⁽¹⁾	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 pF	15 pF		
W	4 MHz	15 pF	15 pF		
HS	20 MHz	15-47 pF	15-47 pF		
NI					

Note 1: For VDD > 4.5V, $C1 = C2 \approx 30 \text{ pF}$ is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 7-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



7.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 7-5 shows how the R/C combination is connected to the PIC16C505. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications section shows RC frequency variation from part to part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given Rext/Cext values, as well as frequency variation due to operating temperature for given R, C and VDD values.

FIGURE 7-5: EXTERNAL RC OSCILLATOR MODE



INTERNAL 4 MHz RC OSCILLATOR 7.2.5

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see Electrical Specifications section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always protected, regardless of the code protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

For the PIC16C505, only bits <7:2> of OSCCAL are implemented.

7.3 RESET

The device differentiates between various kinds of WW.100Y.COM. reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way, they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron reset (POR), MCLR, WDT or wake-up on pin change reset during normal operation. They are not affected by a WDT reset during SLEEP or MCLR reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are TO, PD and RBWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 7-3 for a full description of reset states of all registers.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100X.COM.

Register	Address	Power-on Reset	MCLR Reset WDT time-out Wake-up on Pin Change
W	ONLER.	वववव वववव(1)	qqqq qqqq ⁽¹⁾
INDF	00h	XXXX XXXX	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu ^(2,3)
FSR	04h	110x xxxx	11uu uuuu
OSCCAL	05h	1000 00	uuuu uu
PORTB	06h	xx xxxxx	uu uuuu
PORTC	07h	xx xxxxx	uu uuuu
OPTION	WW.In SCOMPT	1111 1111	1111 1111
TRISB	A	11 1111	11 1111
TRISC	WWWWWWWWWWWWW	11 1111	11 1111

RESET CONDITIONS FOR REGISTERS **TABLE 7-3:**

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of Note 1: memory.

Note 2: See Table 7-7 for reset value for specific conditions.

Note 3: If reset was due to wake-up on pin change, then bit 7 = 1. All other resets will cause bit 7 = 0.

TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS

TI 100Y.COM.TW	STATUS Addr: 03h	PCL Addr: 02h
Power on reset	0001 1xxx	1111 1111
MCLR reset during normal operation	000u uuuu	1111 1111
MCLR reset during SLEEP	0001 0uuu	1111 1111
WDT reset during SLEEP	0000 0uuu	1111 1111
WDT reset normal operation	0000 uuuu	1111 1111
Wake-up from SLEEP on pin change	1001 Ouuu	1111 1111

W.100Y.COM.


WW 100Y.COM.TW

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

7.3.1 MCLR ENABLE

This configuration bit when unprogrammed (left in the '1' state) enables the external $\overline{\text{MCLR}}$ function. When programmed, the $\overline{\text{MCLR}}$ function is tied to the internal VDD, and the pin is assigned to be a I/O. See Figure 7-6.

FIGURE 7-6: MCLR SELECT



7.4 Power-On Reset (POR)

The PIC16C505 family incorporates on-chip Power-On Reset (POR) circuitry, which provides an internal chip reset for most power-up situations.

The on chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the RB3/MCLR/VPP pin as MCLR and tie through a resistor to VDD or program the pin as RB3. An internal weak pull-up resistor is implemented using a transistor. Refer to Table 10-1 for the pull-up resistor ranges. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-7.

The Power-On Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the onchip reset signal.


A power-up example where MCLR is held low is shown in Figure 7-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.


In Figure 7-9, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be RB3.). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).

Note:	When the device starts normal operation
	(exits the reset condition), device operating
	parameters (voltage, frequency, tempera-
	ture, etc.) must be met to ensure operation.
	If these conditions are not met, the device
	must be held in reset until the operating
A.COM	conditions are met.

For additional information refer to Application Notes "Power-Up Considerations" - AN522 and "Power-up Trouble Shooting" - AN607.

FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT










FIGURE 7-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1999 Microchip Technology Inc.



7.5 <u>Device Reset Timer (DRT)</u>

In the PIC16C505, the DRT runs any time the device is powered up. DRT runs from RESET and varies based on oscillator selection and reset type (see Table 7-5).

The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after MCLR has reached a logic high (VIHMCLR) level. Thus, programming RB3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the RB3/MCLR/VPP pin as a general purpose input.

The Device Reset time delay will vary from chip to chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake from SLEEP mode automatically.

Reset sources are POR, MCLR, WDT time-out and Wake-up on pin change. (See Section 7.9.2, Notes 1, 2, and 3, page 37.)

7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the RB5/OSC1/CLKIN pin and the internal 4 MHz oscillator. That means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC16C505 Programming Specifications to determine how to access the configuration word.

TABLE 7-5: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 µs (typical)
HS, XT & LP	18 ms (typical)	18 ms (typical)

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-topart process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.




TABLE 7-6:	SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER
IADEE I V.	Commany of Recipiente Accordiated with the Watchboo himen

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 111

W.IC CONL	
勝特力材料 886-3-578	53170
胜特力电子(上海) 86-21-541	151736
胜特力电子(深圳) 86-755-83	3298787
Http://www.100y.com	. tw

WW.100Y.COM

Time-Out Sequence, Power Down, 7.7 and Wake-up from SLEEP Status Bits (TO/PD/RBWUF)

The TO, PD, and RBWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a MCLR or Watchdog Timer (WDT) reset.

TABLE 7-7: TO/PD/RBWUF STATUS AFTER RESET

RBWUF	TO	PD	RESET caused by
0	0	0	WDT wake-up from SLEEP
0.00	0	u	WDT time-out (not from SLEEP)
0 C		0	MCLR wake-up from SLEEP
0	1	1	Power-up
0	Cu	u	MCLR not during SLEEP
100	t.tC	0	Wake-up from SLEEP on pin change

Legend: u = unchanged


Note 1: The TO, PD, and RBWUF bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO, PD, and **RBWUF** status bits.

7.8 **Reset on Brown-Out**

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.


To reset PIC16C505 devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-12 and Figure 7-13.

FIGURE 7-12: BROWN-OUT PROTECTION **CIRCUIT 1**



Note 1: Pin must be confirmed as MCLR.

FIGURE 7-13: BROWN-OUT PROTECTION **CIRCUIT 2**




This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$r_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

Note 1: Pin must be confirmed as MCLR.

FIGURE 7-14: BROWN-OUT PROTECTION **CIRCUIT 3**



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. There are 7 different trip point selections to accommodate 5V to 3V systems.

7.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{TO} bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the RB3/ $\overline{\text{MCLR}}$ /VPP pin must be at a logic high level (VIHMC) if $\overline{\text{MCLR}}$ is enabled.

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- An external reset input on RB3/MCLR/VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).
- 3. A change on input pin RB0, RB1, RB3 or RB4 when wake-up on change is enabled.

These events cause a device reset. The $\overline{\text{TO}}$, $\overline{\text{PD}}$, and RBWUF bits can be used to determine the cause of device reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The RBWUF bit indicates a change in state while in SLEEP at pins RB0, RB1, RB3 or RB4 (since the last file or bit operation on RB port).

Caution: Right before entering SLEEP, read the input pins. When in SLEEP, wake up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering SLEEP, a wake-up will occur immediately even if no pins change while in SLEEP mode.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

7.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (OSCCAL) can be read, regardless of the code protection bit setting.

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other codeidentification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM

004.0

7.12 **In-Circuit Serial Programming**


The PIC16C505 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB1 and RB0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB1 becomes the programming clock and RB0 becomes the programming data. Both RB1 and RB0 are Schmitt Trigger inputs in this mode.

After reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C505 Programming Specifications.

A typical in-circuit serial programming connection is shown in Figure 7-15. WWW.100

FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

WWW 100Y.COM.T

8.0 INSTRUCTION SET SUMMARY

Each PIC16C505 instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C505 instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
đ	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest Destination, either the W register or the spe register file location	
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)


All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



k = 9-bit immediate value

WW.100Y.COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Mnemonic,		TINY TOY	WW 100	12-	Bit Opc	ode	Status	
Opera		Description	Cycles	MSb	TAG	LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1.1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	_	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f		0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	N P	No Operation	1	0000	0000	0000	None	
RLF CO	f, d	Rotate left f through Carry	1	0011	01df	ffff	C	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FI	LE REGISTER OPERATIONS	OM.TW	N		.100x	COM.	
BCF	f, b	Bit Clear f	111	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f		0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	TA
LITERAL A	ND CO	NTROL OPERATIONS	V.CONT		W	N.M.	on Y.CU	
ANDLW	k	AND literal with W	CON1	1110	kkkk	kkkk	Z	Divr
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	N.C. 1	0000	0000	0100	TO, PD	
GOTO	k (k	Unconditional branch	2	101k	kkkk	kkkk	None	CON
IORLW	k	Inclusive OR Literal with W	1001 1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	· C0 N	1100	kkkk	kkkk	None	1.CO
OPTION	-11	Load OPTION register	100 1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	Y.C.
SLEEP		Go into standby mode	W.100 _1c0	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1001	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1 C	1111		kkkk	Z	-7

INSTRUCTION SET SUMMARY

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (Section 4.6)

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6 causes the contents of the W register to be written to the tristate latches of PORTB. A '1' forces the pin to a hi-impedance state and disables the output buffers.

W.100Y.COM.TV 4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

WWW.100Y

NUN 100Y.COM.T

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

		CONT.	1
	ADDWF	Add W and f	N
	Syntax:	[label] ADDWF f,d	5
TODY.COM.	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$	N ^C
W. LOC N.COM	Operation:	$(W) + (f) \rightarrow (dest)$	0
W.100 × CO	Status Affected:	C, DC, Z	S
NW.1001.5	Encoding:	0001 11df ffff	E
WWW.100X.C	Description:	Add the contents of the W register and register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is '1', the result is stored back in reg- ister 'f'.	C
WW.100	Words:	1 WWW.Loov.COM.	١
WW.100	Cycles:	1 WW.100 COM. I	(
W	Example:	ADDWF FSR, 0	E
WWW.	Before Instru W = FSR =	uction 0x17 0xC2	
WWW	After Instruc	tion	
WW1	W = FSR =	0xD9 0xC2	
W		And literal with W). . E

ANDLW Syntax:	And literal with W [label] ANDLW	k
Operands:	$0 \le k \le 255$	WWW.L
Operation:	(W).AND. (k) \rightarrow (W)	WWW.
Status Affected:	ZOM	WW
Encoding:	1110 kkkk	kkkk
Description:	The contents of the AND'ed with the eig The result is placed ter.	ht-bit literal 'k'.
Words:	100Y.	
	1	
Jycles:		
-	ANDLW 0x5F	
Cycles: Example: Before Instru W =		

ANDWE	AND W with f		
Syntax:	[<i>label</i>] ANDWF f,d		
Operands:	$0 \le f \le 31$ $d \in [0,1]$		
Operation:	(W) .AND. (f) \rightarrow (dest)		
Status Affected:	Z		
Encoding:	0001 01df ffff		
	AND'ed with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		
Words:	10Y.COMITY		
Cycles:	1 NO.COM TW		
Example:	ANDWF FSR, 1		
Before Instru W = FSR =	uction 0x17 0xC2		
After Instruc	tion		
W = FSR =	0x17 0x02		

Syntax:	[label] BCF f,b		
Operands:	$0 \le f \le 3$ $0 \le b \le 7$		
Operation:	$0 \rightarrow (f < t$))))))))))))))))))))))))))))))))))))))	
Status Affected:	None		
Encoding:	0100	bbbf	ffff
Description:	Bit 'b' in	register 'f'	is clea
Words:	1		
Cycles:	1		
Example:	BCF	FLAG_REC	3, 7
Before Instru FLAG_R	uction EG = 0xC	7	
After Instruc FLAG_R	tion EG = 0x4	7	

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATEN 100Y.COM.TW

WWW.100Y.C

BSF	Bit Set f	BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BSF f,b	Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$	Operation:	skip if (f) = 1
Status Affected:	None	Status Affected:	None
Encoding:	0101 bbbf ffff	Encoding:	0111 bbbf ffff
Description:	Bit 'b' in register 'f' is set.	Description:	If bit 'b' in register 'f' is '1', then the
Words:	1 WW 100Y. COMLTW		next instruction is skipped.
Cycles:	1 WWW. 100Y.COM TW		If bit 'b' is '1', then the next instruc- tion fetched during the current
Example:	BSF FLAG_REG, 7		instruction execution, is discarded
Before Instru FLAG_R	iction EG = 0x0A		and a NOP is executed instead, making this a 2 cycle instruction.
After Instruc	tion	Words:	1 N 100X. COM.TW
FLAG_R	EG = 0x8A	Cycles:	1(2)
		Example:	HERE BTFSS FLAG,1
BTFSC	Bit Test f, Skip if Clear		FALSE GOTO PROCESS_CODE TRUE •
Syntax:	[label] BTFSC f,b		TWO COM. I
Operands:	$0 \le f \le 31$	OM.TW	WW.100 L. COM.I.
N.Y.00Y.C	$0 \le b \le 7$	Before Instru PC	= address (HERE)
Operation:	skip if (f) = 0	After Instruc	
Status Affected:	None	If FLAG	
Encoding:	0110 bbbf ffff	PC if FLAG<	= address (FALSE); <1> = 1,
Description:	If bit 'b' in register 'f' is 0, then the next instruction is skipped.	PC	<1> = 1, = address (TRUE)
	If bit 'b' is 0, then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead,	100Y.COM	W WWW.1002.COM
	making this a 2 cycle instruction.	勝特力材	料 886-3-5753170
Words:	1 MALENT WW	胜特力电子()	上海) 86-21-54151736
Cycles:	1(2)		采圳) 86-755-83298787
Example:	HERE BTFSC FLAG, 1	Http://w	ww. 100y. com. tw
	FALSE GOTO PROCESS_CODE	WW.100 - CC	OM.TW WWW.100 OM.TW WWW.100
	TRUE		
	WWW. JOOY.COM		
Before Instru	uction		
PC	= address (HERE)		
After Instruc if FLAG<	1> = 0,		
PC if FLAG<	= address (TRUE); 1> = 1,		
PC	= address(FALSE)		

WW.100Y.COM.TW

WWW.100Y.CC

WW

COM.TW

TATA INNY.COM.TW

CALL	Subroutine Call
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 255$
Operation:	(PC) + 1 \rightarrow Top of Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>
Status Affected:	None
Encoding:	1001 kkkk kkkk
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.
Words:	WWWW. OOY.CU
Cycles:	2
Example:	HERE CALL THERE
Before Instru PC =	address (HERE)
After Instruc PC = TOS =	tion address (THERE) address (HERE + 1)

CLRF	Clear f			Sta
Syntax:	[label]	CLRF	f www	Enc
Operands:	$0 \le f \le 3$	31		Des
Operation:	$\begin{array}{c} 00h \rightarrow \\ 1 \rightarrow Z \end{array}$	(f);		W.100 L DO
Status Affected:	Z			
Encoding:	0000	011f	ffff	WW.10
Description:			egister 'f' are 2 bit is set.	Woi Cyc
Words:	1			Exa
Cycles:	1			
Example:	CLRF	FLAG_RE	G	
Before Instr FLAG_F		0x5A		
After Instruc FLAG_F		0x00		
Z	41 P	1 100		
			Y.COM TW	W

WWW.100Y.C

TATW 100Y.COM.TW

	CLRW	Clear W
WW	Syntax:	[label] CLRW
	Operands:	None
	Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
	Status Affected:	z
	Encoding:	0000 0100 0000
	Description:	The W register is cleared. Zero bit (Z) is set.
V	Words:	WILLOW SALEN
WT	Cycles:	NT.COM
	Example:	CLRW
	Before Instru W =	uction 0x5A
	After Instruc	tion
	W = Z =	0x00 1
	CLRWDT	Clear Watchdog Timer
	Syntax:	[label] CLRWDT
	Operands:	None
	Operation:	$00h \rightarrow WDT;$

M.TW M.TW	$0 \rightarrow \frac{WD}{1 \rightarrow TO;}$ 1 \rightarrow PD	Γ prescale	er (if assigned);	
Status Affected:	TO, PD			
Encoding:	0000	0000	0100	
Description:	WDT. It a the prese	lso resets aler is as not Time	uction resets the the prescaler, if signed to the er0. Status bits t.	
Words:	1			
Cycles:	1			
Example:	CLRWDT			
Before Instru WDT cou		?		
After Instruct WDT cou WDT pres TO PD	nter =	0x00 0 1 1		

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

COMF	Complement f	DECFSZ	Decrement f, Skip if 0
Syntax:	[label] COMF f,d	Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1 \right] \end{array}$
Operation:	$(\overline{f}) \rightarrow (dest)$	Operation:	$(f) - 1 \rightarrow d;$ skip if result = 0
Status Affected:	Z COMPANY COMPANY	Status Affected:	None
Encoding:	0010 01df ffff	Encoding:	0010 11df ffff
Description: Words: Cycles: Example: Before Instru	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in regis- ter 'f'. 1 COMF REG1, 0 uction	Description:	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead making it a two cycle instruction.
REG1	= 0x13	Words:	NANNI 100X.COM TW
After Instruct		Cycles:	1(2)
REG1 W	= 0x13 = 0xEC	Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE •
9 100X.C	MITH WWW.100X		CONTINUE -
DECF	Decrement f		WW TIODY. CONLTW
Syntax:	[label] DECF f,d	Before Instru	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$	PC After Instruc	
Operation:	$(f) - 1 \rightarrow (dest)$	CNT if CNT	= CNT - 1; = 0,
Status Affected:	Z	PC	= address (CONTINUE);
Encoding:	0000 11df ffff	if CNT PC	<pre>≠ 0, = address (HERE+1)</pre>
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If	W.1001. COM.1	
	'd' is 1, the result is stored back in	GOTO	Unconditional Branch
	register 'f'.	Syntax:	[label] GOTO k
Words:	W.1002. COM.TW	Operands:	0 ≤ k ≤ 511
Cycles: Example:	1 DECF CNT, 1	Operation:	$k \rightarrow PC < 8:0>;$ STATUS<6:5> $\rightarrow PC < 10:9>$
Before Instru		Status Affected:	None
CNT Z	$= 0 \times 01$ $= 0$	Encoding:	101k kkkk kkkk
After Instruct		Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The
CNT Z	WWW.100Y.COM.TW		upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.
Z		Words:	upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

GOTO THERE

PC = address (THERE)

After Instruction

TATE INNY.COM.TW

WWW.100Y.C

Example:

INCF	Increment f	INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCF f,d	Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	Z WW.LOS COMPANY	Status Affected:	None
Encoding:	0010 10df ffff	Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
Words:	1 WWW.LOOY.COM		If the result is 0, then the next instruction, which is already
Cycles:	1 WWW.Low COM.		fetched, is discarded and a NOP is
Example:	INCF CNT, 1		executed instead making it a two
Before Instru			cycle instruction.
CNT Z	= 0xFF = 0	Words:	1 1001. COM.TW
After Instruc	tion	Cycles:	1(2)
CNT Z	= 0x00 = 1	Example:	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •
		Before Instru	uction
		PC	= address (HERE)
		After Instruc CNT if CNT PC if CNT PC	tion = CNT + 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE +1)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.IO

WW.100Y.COM.TW

COM.TW

TATE 100Y.COM.TW

WWW.100Y.COM

WWW.100Y.COM.

WW.100Y.COM.TW

	CONT. IN
IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z WW 100Y.COM.TV
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter.
Words:	1 CONV.100 1 CON
Cycles:	1 1001.001.001
Example:	IORLW 0x35
Before Instru W =	uction 0x9A
After Instruc W = Z =	tion 0xBF 0

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$	
Operation:	(f) \rightarrow (dest)	
Status Affected:	Z.COM	
Encoding:	0010 00df ffff	
	tion: The contents of register 'f' are moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' = 1 is useful as a test of a file register since status flag Z is affected.	
Words:	1 100Y. COM.TW	
Cycles:	A MONTON TAN	
Example:	MOVF FSR, 0	
	tion	

Syntax:	[label] IORWF f,d		Mayaki	torol to M	COMPT
Operands:	0 ≤ f ≤ 31	MOVLW Syntax:		teral to V MOVLW	
1005	$d \in [0,1]$	Operands:	$0 \le k \le 2$	255	
Operation:	(W).OR. (f) \rightarrow (dest)	Operation:	$k \rightarrow (W)$		
Status Affected:		Status Affected:	None		
Encoding:	0001 00df ffff	Encoding:	1100	kkkk	kkkk
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register	Description:	the W re		l 'k' is loaded into he don't cares 0s.
	M.LOOM. TW WWW	Words:	11		
Words:	N.100 COM. I	Cycles:	1		
Cycles:	1W.1002. COM.1 W	Example:	MOVLW	0x5A	
Example: Before Instru RESULT W After Instruct RESULT W Z	 = 0x13 = 0x91 tion = 0x13 = 0x93 = 0 勝特力材料8 胜特力电子(上海)8 胜特力电子(深圳)8 	86-21-54151736	0x5A		

N.100Y.CON

WWW.100Y.C

WW

COM.TW

TATE INNY.COM.TW

MOVWF	Move W	to f			C
Syntax:	[label]	MOVW	f	VIA	S
Operands:	$0 \le f \le 3$	1			C
Operation:	$(W) \rightarrow (1)$	f)00			C
Status Affected:	None				S
Encoding:	0000	001f	ffff		VE.
Description:	Move da register		ne W register	· to	D
Words:	1				V
Cycles:	1				C
Example:	MOVWF	TEMP_RE	G V.COV		E
Before Instru TEMP_F W		0xFF 0x4F			
After Instruc TEMP_F W		0x4F 0x4F			R
					S
NOP	No Ope	ration \prec			C

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Encoding:	0000 0000 0000
Description:	No operation.
Words:	CONT MAN
Cycles:	1 coM.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.1

WW.100X.COM.TW

WWW.100Y.C

LCOM.TW

TATE INNY.COM.TW

WWW.100

	Load OPTION Registe
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION$
Status Affected:	None
Encoding:	0000 0000 0010
Description:	The content of the W re loaded into the OPTION
Words:	SICON TW
Cycles:	1.COM
Example	OPTION
	uction
Before Instru W	= 0x07

RETLW	Return with Li	
Syntax:	[label] RETL	_VV K
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$	
Status Affected:	None	M
Encoding:	1000 kkkk	kkkk
Description:	The W register eight bit literal ' counter is load the stack (the r This is a two cy	k'. The prog ed from the eturn addre
Words:	1	
Cycles:	2	
Example:	; t ; t ; w	V contains table offs value. V now has t value.
TABLE		N = offset Begin tablo End of tal
Before Instr		
Before Instr W = After Instruc	0x07	

	N.COM.TW	WWW.100X.CO	MIT		
RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$		
Operation:	See description below	Operation:	See description below		
Status Affected:	C WWW.Ive COM.	Status Affected:	C.COM		
Encoding:	0011 01df ffff	Encoding:	0011 00df ffff		
Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in regis- ter 'f'.		Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'.		
	C register 'f'		C → register 'f'		
Words:	1 WWW.100 COM	Words:	W.LOOV.COM.		
Cycles:	MALIN WW.100 P. CON	Cycles:	INW.100 COM.		
Example:	RLF REG1,0	Example:	RRF REG1,0		
Before Instru REG1 C	uction = 1110 0110 = 0	Before Instru REG1 C	uction = 1110 0110 = 0		
After Instruc	tion	After Instruc	tion		
REG1	= 1110 0110	REG1	= 1110 0110		
W	= 1100 1100	CON- W	= 0111 0011		
WW C	CONTRACTION NUMBER	N.COM. CN	= 0		

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.

WW.100Y.COM.TW

WWW.100X.C

WW

COM.TW

TATE 100Y.COM.TW

100Y.COM.TW

Dperands: Dperation: Status Affected: Encoding: Description:	[<i>label</i>] SLEEP None $00h \rightarrow WDT;$ $0 \rightarrow WDT prescaler;$ $1 \rightarrow \overline{TO};$ $0 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}, \overline{RBWUF}$ 0000 0000 0011 Time-out status bit (\overline{TO}) is set. The power down status bit (\overline{PD}) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into SLEEP	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] SUBWF f,d $0 \le f \le 31$ $d \in [0,1]$ (f) - (W) \rightarrow (dest) C, DC, Z $\boxed{0000 10df ffff}$ Subtract (2's complement method) the W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. 1 1
Operation: Status Affected: Encoding: Description:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler}; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \\ \hline \overline{TO}, \mbox{ PD}, \mbox{ RBWUF} \\ \hline \hline 0000 & 0000 & 0011 \\ \hline \hline Time-out \mbox{ status bit } (\overline{TO}) \mbox{ is set. The power down \mbox{ status bit } (\overline{PD}) \mbox{ is cleared.} \\ \hline RBWUF \mbox{ is unaffected.} \\ \hline The \mbox{ WDT \mbox{ and its prescaler are cleared.} \end{array}$	Operation: Status Affected: Encoding: Description: Words:	$\begin{split} d \in [0,1] \\ (f) - (W) \to (dest) \\ C, DC, Z \\ \hline 0000 10df ffff \\ \hline Subtract (2's complement method) \\ the W register from register 'f'. If 'd' \\ is 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ \end{split}$
Status Affected: Encoding: Description:	$\begin{array}{l} 0 \rightarrow WDT \ prescaler; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$ $\overline{TO}, \ \overline{PD}, \ RBWUF$ $\hline \hline 0000 0000 0011 \end{array}$ Time-out status bit (\overline{TO}) is set. The power down status bit (\overline{PD}) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared.	Status Affected: Encoding: Description: Words:	C, DC, Z 0000 10df ffff Subtract (2's complement method) the W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is
Status Affected: Encoding: Description:	$0 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}, \overline{RBWUF}$ 0000 0000 0011 Time-out status bit (\overline{TO}) is set. The power down status bit (\overline{PD}) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared.	Encoding: Description: Words:	000010dfffffSubtract (2's complement method)the W register from register 'f'. If 'd'is 0, the result is stored in the Wregister. If 'd' is 1, the result is
Status Affected: Encoding: Description:	TO, PD, RBWUF 0000 0011 Time-out status bit (TO) is set. The power down status bit (PD) is cleared. RBWUF is unaffected. The WDT and its prescaler are cleared.	Description: Words:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is
Encoding: Description:	00000001Time-out status bit (TO) is set. The power down status bit (PD) is cleared.RBWUF is unaffected.The WDT and its prescaler are cleared.	Words:	the W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is
	RBWUF is unaffected. The WDT and its prescaler are cleared.		1 1
	The WDT and its prescaler are cleared.		100 L COM. L
		Example 1:	SUBWF REG1, 1
	mode with the oscillator stopped. See section on SLEEP for more details.	Before Instru REG1 W C	uction = 3 = 2 = ?
Vords:	TW WWW. 100Y.CO	After Instruc	tion
Cycles: Example:	1 SLEEP	REG1 W C	= 1 = 2 = 1 ; result is positive
		Example 2:	
		Before Instru REG1 W C	uction = 2 = 2 = 2
WWW.100 P	COM.I. WWW.ID	After Instruc	
勝特力	材料 886-3-5753170	REG1 W	= 0 = 2
胜特力电	子(上海) 86-21-54151736	CO C	= 1 ; result is zero
胜特力电	子(深圳) 86-755-83298787	Example 3:	
	//www.100y.com.tw	Before Instru REG1 W C	= 1 = 2
		After Instruc REG1	tion = FF
		WWW.100Y.CO	= 0 , result is negative

WW.100Y.COM.TW

WWW.100X.C

COM.TW

THE INDX.COM.TW

	COM.1		
SWAPF	Swap Nibbles in f		
Syntax:	[label] SWAPF f,d		
Operands:	0 ≤ f ≤ 31 d ∈ [0,1]		
Operation:	(f<3:0>) → (dest<7:4>); (f<7:4>) → (dest<3:0>)		
Status Affected:	None		
Encoding:	0011 10df ffff		
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'.		
Words:	1 1.1001.0		
Cycles:	IN WWW.100Y.C		
Example	SWAPF REG1, 0		
Before Instru REG1	uction = 0xA5		
After Instruc REG1 W	tion = 0xA5 = 0X5A		
TRIS	Load TRIS Register		

TRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	f = 6
Operation:	(W) \rightarrow TRIS register f
Status Affected:	None
Encoding:	0000 0000 0fff
Description:	TRIS register 'f' (f = 6 or 7) is loaded with the contents of the W register
Words:	1.100X.CO. 110
Cycles:	M. COM TW WY
Example	TRIS PORTB
Before Instru W	uction = 0XA5
After Instruc TRIS	tion = 0XA5

LCOM.TW

TATE 100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.CC

WWW.100Y.CO

WW

nf	XORLW	Exclusive OR literal with W				
F f,d	Syntax:	[<i>label</i>] XORLW k				
	Operands:	$0 \le k \le 255$				
T.GOM.TY	Operation:	(W) .XOR. $k \rightarrow (W)$				
<7:4>); <3:0>)	Status Affected:	ZOMAN				
001. WINTW	Encoding:	1111 kkkk kkkk				
ffff	Description:	The contents of the W register a				
ower nibbles of		XOR'ed with the eight bit literal The result is placed in the W re				
changed. If 'd' is		ter.				
aced in W regis- result is placed in	Words:	1 ONLOW				
	Cycles:	1.100 COM. L				
	Example:	XORLW 0xAF				
NOWW.100X.COM	Before Instru W =	iction 0xB5				
WWW.100 Y CC	After Instruc					
	W =	0x1A				
	XORWF	Exclusive OR W with f				
	Syntax:	[label] XORWF f,d				
ister	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$				
f	Operation:	(W) .XOR. (f) \rightarrow (dest)				
WW	Status Affected:	Z 11002.00				
ister f	Encoding:	0001 10df ffff				
Offf	Description:	Exclusive OR the contents of th				
(f = 6 or 7) is		W register with register 'f'. If 'd' is the result is stored in the W reg				
contents of the W		ter. If 'd' is 1, the result is stored				
	Mords: COM.	back in register 'f'.				
	Words: Cycles:	1 1 XORWF REG,1				
	Example	XORWF REG,1				
		XORWF REG,1 Iction = 0xAF				
	PEG					
	W	= 0xB5 tion = 0x1A				
	After Instruc REG	tion = 0x1A				
	W	- 0vB5				
N.COM.TW						
	100					
券特力材料886	-3-5753170					
生特力电子(上海) 86-2 生性力电子(図刊) 86-2						
生特力电子(深圳) 86-7						
Http://www.100y						

WWW.100Y.COM.TW

9.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[™] IDE Software
- Assemblers/Compilers/Linkers
- MPASM Assembler
- MPLAB-C17 and MPLAB-C18 C Compilers
- MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
- MPLAB-ICE Real-Time In-Circuit Emulator
- PICMASTER[®]/PICMASTER-CE In-Circuit Emulator
- ICEPIC™
- In-Circuit Debugger
- MPLAB-ICD for PIC16F877
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART[®] Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
- SEEVAL®
- KEELOQ[®]

9.1 <u>MPLAB Integrated Development</u> Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows[®]-based application which contains:
- Multiple functionality
- editor
- simulator
- programmer (sold separately)
- emulator (sold separately)
- A full featured editor
- A project manager
- Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
 - Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

9.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

9.3 <u>MPLAB-C17 and MPLAB-C18</u> <u>C Compilers</u>

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.
- deleted, of extracted.

9.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.6 <u>MPLAB-ICE High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

9.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

9.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-timeprogrammable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

9.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

9.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

9.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

9.13 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

特力材料 886-3-5753170

^{© 1999} Microchip Technology Inc.

9.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcon-PIC17C752, trollers. including PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

9.17 <u>SEEVAL Evaluation and Programming</u> System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

9.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM

TABLE 9-1: DEVELOPMENT TOOLS FROM MICROCHIP

	>				>	>)	2			
PIC16C6X PIC16C5X PIC12CXX	elc16CXX)	PIC16C7X	PIC16C7XX	PIC16C8X	PIC16F8XX	PIC16C9XX	X4371319	XX7371319	PIC18CXX3	83CXX 52CXX\ 54CXX\	хххсэн	МСКЕХХХ
MPLAB TM Integrated Development Environment	100	2. 2.		Mo	1	T	<u> </u>	>	>			NN
MPLAB™ C17 Compiler	C. Y.		M	Υ.	s S	-1	>	>		< 2	7	
MPLAB™ C18 Compiler		N	<u>7</u>		I				\$	N N	1	
MPASM/MPLINK	>	~ ~	X	>	>	>	>	×	~	>	>	10
	`	· **		>	>	>	~~	1	~	1.1	10	N
PICMASTER/PICMASTER-CE	>	> 1	>	>		1	~	~	1.1	00	07	.0
ICEPIC [™] Low-Cost Correction Cor	•	>	> <	Z.	NN		W.)	a 10	005	<u>v.c</u> 07.	.CC	-0]
MPLAB-ICD In-Circuit Debugger	N.		N MIN	WW.I	N.100	V.100Y.	00Y.C	ov.col	COM	COM.T	M.TV	NT.W
PICSTART®Plus	~	· ** ·	961 1	07.	Ň		031	``	11	N7	1	
PRO MATE® II	1100		8.90 07.00	còN	0 <u>0</u>	MYL	T.V	115	>	>	> 1	W
SIMICE SIMICE	X	0	N	.5 	Ľ					N.	Ń	
PICDEM-1	6	**	(.) 4				>		1	N		Z
PICDEM-2 2 2 2 2 2 2 2 2 2 2	0 0	< 1 vt	10 N	Z				2	~ ~ 5	N S	N -	.10
PICDEM-3 2 2 2 2 2 2 2 2 2 2 2 2	2	2 7	Z			>	12	Z	Z	N	1	0
PICDEM-14A	1.	Z				N.	Z	3	N.	0	12 10	
PICDEM-17	2				2	2 2	Z	< < `	10	2	1.	, C
KeeLoo [®] Evaluation Kit			<		N	7	1.3	70 90	2	C V		D _Z
KEELoo Transponder Kit		<	N		N	1.)	00	05	0	<u>50</u>	1	V.
microlD TM Programmer's Kit		4	2 X	2	11	00	0. V	Ċ		M	5	~
125 kHz microlD Developer's Kit	4 2	2	2	1	0 0	X	C	0	N	7 7	5	~
125 kHz Anticollision microlD Developer's Kit		N.	.100	<u>007</u>	N.C		ON	M.	1.1	24	V	>
13.56 MHz Anticollision microlD Developer's Kit	N.V N.	.100	<u>, v.</u>		0N 001	M	T.	LM	N N			>
MCP2510 CAN Developer's Kit	0		C		5	T	1	T				

WW INNY.COM.TW

WWW.100Y.C

© 1999 Microchip Technology Inc.

WW.100Y.COM

WWW.100Y.COM

100Y.COM.TW

WWW.100Y.COM

WWW.IO



WWW.100Y.COM.TW WWW.100Y.COM.TW DOY.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.C

TTW 100Y.COM.TW

WWW.100Y.COM.TW

ELECTRICAL CHARACTERISTICS - PIC16C505 10.0


Absolute Maximum Ratings†

Ambient Temperature under bias	–40°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	
Total Power Dissipation ⁽¹⁾	
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	
Input Clamp Current, Iк (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (Vo < 0 or Vo > Vod)	
Max. Output Current sunk by any I/O pin	
Max. Output Current sourced by any I/O pin	
Max. Output Current sourced by I/O port	100 mA
Max. Output Current sunk by I/O port	100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VO	H) X IOH} + Σ (Vol x Iol)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. WWW.100Y.CC


> WWW.100Y.COM.T 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


> > NUN 100Y.COM.T



2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.







- **Note 1:** The shaded region indicates the permissible combinations of voltage and frequency.
 - 2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

WWW.100Y.C

10.1 DC CHARACTERISTICS:

PIC16C505-04 (Commercial, Industrial, Extended) PIC16C505-20(Commercial, Industrial, Extended)

Operating Temperature

Standard Operating Conditions (unless otherwise specified)

 $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)

DC Characteristics Power Supply Pins

 $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)

Parm. No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	VDD	3.0		5.5	V	See Figure 10-1 through Figure 10-3
D002	RAM Data Retention Voltage ⁽²⁾	VDR	com.	1.5*	- 1	V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR	.CON	Vss	—	V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	WT.IN	_	V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD	0 <u>10</u> 00 <u>7</u> .0 10 <u>7</u> 107	0.8 0.6 3 4 4.5 19	1.4 1.0 7 12 16 27	mA mA mA mA mA	Fosc = 4MHz, VDD = 5.5V, WDT disabled (Note 4)* Fosc = 4MHz, VDD = 3.0V, WDT disabled (Note 4) Fosc = 10MHz, VDD = 3.0V, WDT disabled (Note 6) Fosc = 20MHz, VDD = 4.5V, WDT disabled Fosc = 20MHz, VDD = 5.5V, WDT disabled* Fosc = 32kHz, VDD = 3.0V, WDT disabled (Note 6)
D020	Power-Down Current ⁽⁵⁾	IPD	10 <u>T</u> 70	0.25 0.4 3 5	4 5.5 8 14	μΑ μΑ μΑ μΑ	VDD = 3.0V (Note 6) $VDD = 4.5V^*$ (Note 6) VDD = 5.5V, Industrial VDD = 5.5V, Extended Temp.
D022	WDT Current ⁽⁵⁾	Δlwdt	1 × 1	2.2	5	μA	VDD = 3.0V (Note 6)
1A	LP Oscillator Operating Frequency RC Oscillator Operating	Fosc	0	N.100 X	200	kHz	All temperatures
W	Frequency XT Oscillator Operating Frequency	-1	0 0	700 1.100 1.111 10	4 4	MHz MHz	All temperatures All temperatures
Ń	HS Oscillator Operating Frequency	N	0	1.17	20	MHz	All temperatures

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested. 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.

The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in 5: SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

6: Commercial temperature range only.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

10.2 DC CHARACTERISTICS:

PIC16LC505-04 (Commercial, Industrial)

N	DC Characteristics Power Supply Pins			ard Oper ting Temp		0°	ns (unless otherwise specified) $C \le TA \le +70^{\circ}C$ (commercial) $C \le TA \le +85^{\circ}C$ (industrial)
Parm. No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	VDD	2.5		5.5	V	See Figure 10-1 through Figure 10-3
D002	RAM Data Retention Voltage ⁽²⁾	Vdr	<u>M</u>	1.5*	NWV	V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR	VT.I	Vss	M.M.	V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	N 681	4	V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD	014.7 024.7 1.021 1.021	0.8 0.4 15	1.4 0.8 23	mA mA μA	Fosc = 4MHz, VDD = 5.5V, WDT disabled (Note 4)* Fosc = 4MHz, VDD = 2.5V, WDT disabled (Note 4) Fosc = 32kHz, VDD = 2.5V, WDT disabled (Note 6)
D020	Power-Down Current ⁽⁵⁾	IPD		0.25 0.25 3	3 4 8	μΑ μΑ μΑ	VDD = 2.5V (Note 6) VDD = 3.0V * (Note 6) VDD = 5.5V Industrial
D022	WDT Current ⁽⁵⁾	ΔIWDT	007.	2.0	4	μΑ	VDD = 2.5V (Note 6)
1A	LP Oscillator Operating Frequency RC Oscillator Operating	Fosc	0		200	kHz	All temperatures
	Frequency XT Oscillator Operating Frequency	WW	0	N. C OR 103 <u>1-</u> CC	4	MHz NHz	All temperatures All temperatures
	HS Oscillator Operating Frequency	W	0	00 <u>×</u> .C	4	MHz	All temperatures

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.

5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

6: Commercial temperature range only.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1999 Microchip Technology Inc.

100%

10.3 DC CHARACTERISTICS:

PIC16C505-04 (Commercial, Industrial, Extended) PIC16C505-20(Commercial, Industrial, Extended) PIC16LC505-04 (Commercial, Industrial)

	ARACTERISTICS	Standard Operating Conditions (unless otherwise specified)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating voltage VDD range as described in DC spec Section 10.1 ar Section 10.3.SymMinTyp†MaxUnitsConditions									
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions				
V.CON	Input Low Voltage I/O ports	VIL	TW		WWW	1.100	K.COM.TW				
D030	with TTL buffer	.00	Vss	—	0.8V	V	For all $4.5 \le VDD \le 5.5V$				
D030A	M.I.		Vss	—	0.15Vdd	V	otherwise				
D031	with Schmitt Trigger buffer	1.0	Vss	—	0.2VDD	V	JOL. COM.I.				
D032	MCLR, RC5/T0CKI (in EXTRC mode)	0Y.C	Vss		0.2Vdd	V	100Y.COM.TW				
D033	OSC1 (in XT, HS and LP)	001.	Vss	_	0.3VDD	V	Note1				
N.100	Input High Voltage I/O ports	VIH	COM.				W.100Y.COM.TW				
D040	with TTL buffer	1100	2.0	5	Vdd	V	$4.5 \leq VDD \leq 5.5V$				
D040A	OX.COM.TW WW	W.10	0.25VDD + 0.8VDD	T.I	VDD	V	otherwise				
D041	with Schmitt Trigger buffer	1	0.8VDD	T.	VDD	V	For entire VDD range				
D042	MCLR, RC5/T0CKI	111.2	0.8VDD	-	VDD	V	WWW. CONCONTRACT				
D042A	OSC1 (XT, HS and LP)	WIX.	0.7Vdd	\mathbf{N}	VDD	V	Note1				
D043	OSC1 (in EXTRC mode)		0.9VDD	-	VDD	V	W 1001. ONLT				
D070	GPIO weak pull-up current (Note 4)	IPUR	50	250	400	μA	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)		N.1.	CO	1.		NWW. COM				
D060	I/O ports	lı∟ 	W. <u>19</u> 01	<u></u> CC	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-impedance				
D061	GP3/MCLRI (Note 5)		NNT JOR		±30	μA	$Vss \leq VPIN \leq VDD$				
D061A	GP3/MCLRI (Note 6)	N	10	<u>.</u>	±5	μA	$Vss \le VPIN \le VDD$				
D063	OSC1	7	W <u>W</u> .	007	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration				
D080	Output Low Voltage	Voi	WAN	100,	CON						
D080	I/O ports/CLKOUT	Vol	WT	1. <u>10</u> 0	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
D080A	WWW.100Y.CO.M.TW	N	<u>N</u> N	9 1. 10	0.6	V	IOL = 7.0 mA, VDD = 4.5V, −40°C to +125°C				
D083	OSC2	N	<u> </u>	14.)	0.6	V	IOL = 1.6 mA, VDD = 4.5V, −40°C to +85°C				
D083A	WWW.100Y.COM	TW	- 1	NT2N	0.6	V	IOL = 1.2 mA, VDD = 4.5V, −40°C to +125°C				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C505 be driven with external clock in RC mode.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Does not include GP3. For GP3 see parameters D061 and D061A.

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1999 Microchip Technology Inc.

DC CHA	RACTERISTICS	Operati Operati	Standard Operating Conditions (unless otherwise specified)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)Operating voltage VDD range as described in DC spec Section 10.1 a Section 10.3.								
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions				
1.1	Output High Voltage	T.		V	.Inn.	0.01	1				
D090	I/O ports/CLKOUT (Note 3)	Кон	Vdd - 0.7		0 ⁶⁷ .K	V	IOH = -3.0 mA, VDD = 4.5V, –40°С to +85°С				
D090A	W WWW.1001.C	OM.L	Vdd - 0.7	WV	N 1.1 0	VC	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C				
D092	OSC2	CONT.	VDD - 0.7	N	<u>. N</u> .	V.	IOH = -1.3 mA, VDD = 4.5V, –40°С to +85°С				
D092A	TW WWW.100Y	COM	Vdd - 0.7	-	2141A	V	IOH = -1.0 mA, VDD = 4.5V, –40°С to +125°С				
V.CO	Capacitive Loading Specs on Output Pins	N.CON	WT		WW	4.100	DY.COM.				
D100	OSC2 pin	Cosc ₂	M.TW	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.				
D101	All I/O pins and OSC2	Сю	OVT.I.	<	50	pF	COM.1				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C505 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Does not include GP3. For GP3 see parameters D061 and D061A.

WWW.100Y

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units
WT.	WWW LOOX.CO	RB0/R	B1/RB4	WI.M.	
2.5	-40	38K	42K	63K	W
	25	42K	48K	63K	W
	85	42K	49K	63K	W
WT	125	50K	55K	63K	W
5.5	-40	15K	17K	20K	W
	25	18K	20K	23K	W
	85	19K	22K	25K	W
CONTRA	125	22K	24K	28K	W
COM.	WW.Io.	COM R	B3	W.I. COM	W.
2.5	-40	285K	346K	417K	W
	25	343K	414K	532K	W
	85	368K	457K	532K	W
	125	431K	504K	593K	W
5.5	-40	247K	292K	360K	W
	25	288K	341K	437K	W
	85	306K	371K	448K	W
	125	351K	407K	500K	W
* These param	eters are characterized but	not tested.	.COM.TW	WWW.100	oy.com.r

100Y.COM.TW

PULL-UP RESISTOR RANGES - PIC16C505 **TABLE 10-1:**

These parameters are characterized but not tested. WWW.100Y.CO WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW 料 886-3-5753170 特力材 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

<u>c</u>on.tw

WWW 100Y.COM.TW

WW.100Y.COM.T

WWW.100Y.C

WWW.100Y.COM.TW

100Y.COM.TW


Timing Parameter Symbology and Load Conditions - PIC16C505 10.4

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

_	- Willow COM.		- CONL
F	Frequency	T	Time
Lowerca	ase subscripts (pp) and their meanings:	WW	W. CONTRACTIV
рр		VIC	
2	to 1002.001.1	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os V	OSC1
drt	device reset timer	t0	TOCKI
io	I/O port	wdt	watchdog timer
Upperca	ase letters and their meanings:		WWW.IV. CON.
S	L.T.Y. W.100 CO	M	WW.100 COM.
00 F	Fall	P	Period
HI.CU	High	R	Rise
J.V.C	Invalid (Hi-impedance)	V	Valid
	Low	CO Z	Hi-impedance

FIGURE 10-4: LOAD CONDITIONS - PIC16C505




WWW.100Y.COM.TW WWW.100Y.COM 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WW.100X.COM.TW

TATE TONY.COM.T

TABLE 10-2:

10.5 **Timing Diagrams and Specifications**



EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C505

AC Chara	cteristics	Operating Temperature 0°(-40°) -40°	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial), $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial), $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 10.1							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
1A	Fosc	External CLKIN Frequency ⁽²⁾	DC	_	4	MHz	XT osc mode			
WW.100	COM	WWW.100Y.C	DC	- N	4	MHz	HS osc mode (PIC16C505-04)			
VW V.100	Y.COM	W WWW.100X	DC		20	MHz	HS osc mode (PIC16C505-20)			
11.WW	CON	11. WW.100	DC		200	kHz	LP osc mode			
WW	001.0	Oscillator Frequency ⁽²⁾	DC	V.L.	4	MHz	EXTRC osc mode			
WW	1004.00	MIN WILL	0.1	MIT	4	MHz	XT osc mode			
WWW	V.100Y.CU	ON.TW WWW.	00×4	ONT.TY	4	MHz	HS osc mode (PIC16C505-04)			
W.	N.100Y.	M.TW W	DC	-0 <u>*</u> 1.'	200	kHz	LP osc mode			
1	Tosc	External CLKIN Period ⁽²⁾	250	Mon	<u>1 m</u>	ns	XT osc mode			
W	WW.100	COM.TW WW	50		1.121	ns	HS osc mode (PIC16C505-20)			
1	W.10	COM.TH WY	NN.100	-70	<u>17</u>	μs	LP osc mode			
		Oscillator Period ⁽²⁾	250	01-0	Nt.T	ns	EXTRC osc mode			
材料 886-3-	5753170	NOX.COM	250	00 <u>7</u> .C.	10,000	ns	XT osc mode			
(上海) 86-21-	54151736	100Y.COM.TW	250	1005X.	250	ns	HS ocs mode (PIC16C505-04)			
·(深圳) 86-755 www. 100y. ce		100X.COM.TW	50	1.1 <u>00x</u>	250	ns	HS ocs mode (PIC16C505-20)			
		N.100 COM. I	5	4 <u>7</u> 00	.v.€O	μs	LP osc mode			
2	Тсү	Instruction Cycle Time	200	4/Fosc	DC	ns	10 10			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

NTN 100Y.COM.T

勝 特 胜特力 胜特力

TABLE 10-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C505 (CONTINUED)

C.M.			\leq Ta \leq +	-85°C (in -125°C (e in Sectio	extende		
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditi
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	N.too	750	ns	XT oscillator
	WW	TION.COMTW	2*	10/	N.	μs	LP oscillator
ONT.	W	W.LOOY.COMETW	10	1	oy.C	ns	HS oscillator
40	TosR, TosF	Clock in (OSC1) Rise or Fall Time		M.M.	25*	ns	XT oscillator
co ^{M.1}		WW.100 COM. L	-	W T V.	50*	ns	LP oscillator
T.I.		1001.COM.IN	_	-	15	ns	HS oscillator

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 10-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC16C505

AC Charac	teristics	-40°C	≤ TA ≤ + ≤ TA ≤ + ≤ TA ≤ +	70°C (co ⋅85°C (in ⋅125°C (e	mmerci dustrial) extended	al), ,	
Parameter No.	Sym	Characteristic	Min*	Typ ⁽¹⁾	Max*	Units	Conditions
WWW.	oux.CC	Internal Calibrated RC Frequency	3.65	4.00	4.28	MHz	VDD = 5.0V
WWW		Internal Calibrated RC Frequency	3.55	4.00	4.31	MHz	VDD = 2.5V


* These parameters are characterized but not tested.

WWW.100Y.COM

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw





Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.

TABLE 10-4: TIMING REQUIREMENTS - PIC16C505

AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 10.1						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units		
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ^(2,3)	3.6 -	<u> </u>	100*	ns		
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time) ⁽²⁾	TBD	20 20 20	NN.TOO	ns		
19	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	TBD	-4	WW.N	ns		
20	TioR	Port output rise time ⁽³⁾	WT.	10	25**	ns		
21	TioF	Port output fall time ⁽³⁾	COM TON	10	25**	ns		

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 10-4 for loading conditions.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW 100Y.COM.T




FIGURE 10-7: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C505

TABLE 10-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C505

AC Charac	teristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$TA \le +7$ TA \le +8 TA \le +1	0°C (co 35°C (in 25°C (e	mmercia dustrial) extended	al)	
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000*	v. C O	<u>11-2</u> -11	ns	VDD = 5.0 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5.0 V (Commercial)
32 📢	Tdrt	Device Reset Timer Period(2)	9*	18*	30*	ms	VDD = 5.0 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low		1001	2000*	ns	N. 100X

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 10-6: DRT (DEVICE RESET TIMER PERIOD - PIC16C505

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 µs (typical)
XT, HS & LP	18 ms (typical)	18 ms (typical)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 10-8: TIMER0 CLOCK TIMINGS - PIC16C505




TABLE 10-7: TIMER0 CLOCK REQUIREMENTS - PIC16C505

AC Characteristics									
Parm No.	Sym	Character	istic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	-	NA	ns	CONT.	
	ON.C	WI.IN	With Prescaler	10*	_	_	ns	COMIT	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 TCY + 20*	—	an.	ns	Or. OMIN	
	. AN	COM	With Prescaler	10*	—	4	ns	NT.NOY.COM	
42	Tt0P	T0CKI Period	WWW.	20 or Tcy + 40* N		7	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only WWW.100Y.COM.T and are not tested. WWW.100Y.COM

> 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> > WWW.100Y.C


TATE 100Y.COM.TW

11.0 DC AND AC CHARACTERISTICS -PIC16C505

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.

FIGURE 11-1: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.0V) (INTERNAL RC IS CALIBRATED TO 25°C, 5.0V)






FIGURE 11-2: CALIBRATED INTERNAL RC

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Oscillator	Frequency	$VDD = 3.0V^{(1)}$	VDD = 5.5V
External RC	4 MHz	240 µA ⁽²⁾	800 µA ⁽²⁾
Internal RC	4 MHz	320 µA	800 μΑ
XT	4 MHz	300 µA	Αμ 008
LP	32 kHz	19 µA	50 µA
HS	20 MHz	N/A	4.5 mA

DYNAMIC IDD (TYPICAL) - WDT ENABLED, 25°C TABLE 11-1:

Note 1: LP oscillator based on VDD = 2.5V

2: Does not include current through external R&C.






FIGURE 11-3: WDT TIMER TIME-OUT PERIOD vs. VDD



WWW.100Y.COM.T 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM. Http://www. 100y. com. tw WWW.100Y.COM.TW

TATW 100Y.COM.TW

WWW.100Y.C



WWW.100Y.COA

WWW.100Y.COM.TW

WWW.100Y.COM

WW.100Y.COM.TW

WWW.100Y.C

CONTW

TTAN 100Y.COM.TW

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM.TW

Y.COM.TW

100Y.COM.TW


WWW.100Y.CO


WWW.

WW.100Y.COM.TW

PACKAGING INFORMATION 11.0

11.1 Package Marking Information






X Customer specific information* Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured O = Outside Vendor C = 5" Line S = 6" Line
Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured O = Outside Vendor C = 5" Line
Facility code of the plant at which wafer is manufactured O = Outside Vendor C = 5" Line
O = Outside Vendor C = 5" Line
C = 5" Line
S = 6" Line
H = 8" Line
Mask revision number
Assembly code of the plant or country of origin in which part was assembled
vent the full Microchip part number cannot be marked on one line e carried over to the next line thus limiting the number of availabl

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with WWW.100Y.CON your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

> 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1999 Microchip Technology Inc.

14-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



MAX
AI 100
4.32
3.68
8.26
6.60
19.30
3.43
0.38
1.78
0.56
10.92
15
15

WWW INNY.COM.TW

WWW.100Y.C


JEDEC Equivalent: MS-001

WWW.100Y.COM. Drawing No. C04-005

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.TW

14-Lead Plastic Small Outline (SL) – Narrow, 150 mil (SOIC)



	Units	N.10-	INCHES*			LLIMETERS	T CO
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	N.100	14	-1		14	10
Pitch	р		.050	WT.	N I	1.27	101.0
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	¢	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Nold Draft Angle Top	α	0	12	15	0	12	15
Nold Draft Angle Bottom	β	0	12	15	0	12	15


JEDEC Equivalent: MS-012 WWW.100Y.COM.TW

力材料 886-3-5753170 勝 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.C

WWW 100Y.COM.TW

14-Lead Ceramic Side Brazed Dual In-line with Window (JW) - 300 mil



	Units		INCHES*	A STATE	MI	LLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	NN Y	14		N	14	100
Pitch	р		.100	CONT	-1	2.54	M.Loz
Top to Seating Plane	Α	.142	.162	.182	3.61	4.11	4.62
Top of Body to Seating Plane	A2	.100	.120	.140	2.54	3.05	3.56
Standoff	A1	.025	.035	.045	0.64	0.89	1.14
Package Width	E1	.280	.290	.300	7.11	7.37	7.62
Overall Length	D	.693	.700	.707	17.60	17.78	17.96
Tip to Seating Plane	L	.130	.140	.150	3.30	3.56	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.052	.054	.056	1.32	1.37	1.42
Lower Lead Width	В	.016	.018	.020	0.41	0.46	0.51
Overall Row Spacing	eB	.296	.310	.324	7.52	7.87	8.23
Window Diameter	W	.161	.166	.171	4.09	4.22	4.34
Lid Length	T	.440	.450	.460	11.18	11.43	11.68
Lid Width	U	.260	.270	.280	6.60	6.86	7.11

WWW.100Y.COM.TW JEDEC Equivalent: MS-015 Drawing No. C04-107

WW.100Y.COM.TW WWW.100Y.COM.TW 勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATW 100Y.COM.TW

N.100Y.C

WWW.100Y.C

WWW.100Y.COM.TW

WW.100Y.COM.TW

INDEX

COMPLET	L.W.W.
INDEX	C
A WWW. COM TW	
ALU	7
Applications	
Architectural Overview	7 F
Assembler MPASM Assembler	51 F
B	F
Block Diagram	₹VF
On-Chip Reset Circuit	33 F
Timer0	23 F
TMR0/WDT Prescaler	26 F
Watchdog Timer	
Brown-Out Protection Circuit	36
C	T
CAL0 bit CAL1 bit	
CAL1 bit	10 -
CAL3 bit	-
CALFST bit	
CALSLW bit	
Carry Clocking Scheme	
Code Protection	37
Configuration Bits	
Configuration Word	
Drow COntraction WWW.	V.COM
DC and AC Characteristics	71 O F
Development Support	51
Device Varieties	
Digit Carry	
	1003.
Errata	
F COMPACING COMPACING	
Family of Devices PIC16C505	1.100
FSR	
COM.	S
- I/O Interfacing	19
I/O Ports	19
I/O Programming Considerations	
ID Locations	
INDF Indirect Data Addressing	
Instruction Cycle	
Instruction Flow/Pipelining	
Instruction Set Summary	40 T
K WW.Low COMPANY	T
KeeLoq® Evaluation and Programming Tools	54
L WWWWWWWWWW	
Loading of PC	17 V
M	
Memory Organization	11
Data Memory	12 V
Program Memory	F 4
MPLAB Integrated Development Environment Software	51 Z
O COM	127
OPTION Register OSC selection	
OSC Selection	
Oscillator Configurations	

Osc	illator Types
030	HS
	LP
	RC
	XT
Р	
Pac	kage Marking Information
	kaging Information
	DEM-1 Low-Cost PICmicro Demo Board
PIC	DEM-2 Low-Cost PIC16CXX Demo Board
	DEM-3 Low-Cost PIC16CXXX Demo Board 53
	START® Plus Entry Level Development System 53
POF	Control Contro
	PD
	Power-On Reset (POR)
	TO
POF	RTB
	er-Down Mode
Pres	scaler
	MATE® II Universal Programmer 53
Prog	gram Counter 17
Q	
Qcy	/cles
R	
RC	Oscillator
	d Modify Write
	ister File Map12
-	
.Mo.	Special Function
Res	et
Res	et on Brown-Out 36
S	
	VAL® Evaluation and Programming System
	EP
	ware Simulator (MPLAB-SIM)
	cial Features of the CPU
Spe	cial Function Registers 13
Stac	.k 17
	TUS
STA	TUS Register 14
1.1ºT	
Time	
	Switching Prescaler Assignment
	Timer0 23
	Timer0 (TMR0) Module
	TMR0 with External Clock 25
	ng Diagrams and Specifications
	ng Parameter Symbology and Load Conditions
	S Registers 19
W	
	e-up from SLEEP
Wat	chdog Timer (WDT) 27, 34
	Period
	Programming Considerations
	W, On-Line Support 2
Z	
Zero	9 bit
	mk db lb th dd ana a measure
	勝特力材料 886-3-5753170
	胜特力电子(上海) 86-21-54151736
	胜特力电子(深圳) 86-755-83298787
	Http://www.100v.com.tw

WWW.100Y.C

TATE 100Y.COM.TW

WWW.100Y.CON

NOTES:

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100X.C

CONTW

TTAN 100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y

100Y.COM.TW

WWW.100Y.CO

WWW

WW.100Y.COM.TW

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages	Sent	
RE:	Reader Response			
From	: Name	WWW.100	V.COM.	-
	Company Address	WWW.10	WT. COM. IC	-
	City / State / ZIP / Country	WWW.	WTW OD.You	_
	Telephone: ()	FAX: ()	N.COMP.TW	
Appli	ication (optional):			
Woul	ld you like a reply?YN	VIII N	勝特力材料886-	2-5753170
Devid	ce: PIC16C505 Literature Number: DS4	0192C	胜特力电子(上海) 86-2	1-54151736
Ques	stions:	V WT	胜特力电子(深圳) 86-7	
1. V	What are the best features of this document?	I.TW	Http://www.100y	. com. tw
	100X.CO. TW WW 100X.CO	MIN	W	<u></u>
141	N 100Y.CO. TW WW.100Y.CO	W.TW	W 11007.00	MIN
2. F	How does this document meet your hardware and software	evelopment nee	ds?	
WW	ALION CONTRACTORY ADDITION	CON-TR	N.N. 100X.C	COM.TW
3. E	Do you find the organization of this data sheet easy to follo	ow? If not, why?	WWW.100X	CONLTW
-	WWW.LOT.CONS.	N.COM.TW	WW 100	T.CO.
4. V	What additions to the data sheet do you think would enhar	nce the structure ar	nd subject?	OY.COM.T
-	WWW.100X.COM.IW WWW.	100Y.COM	LM MMM	1007.COM.
5. V	What deletions from the data sheet could be made without	affecting the overa	all usefulness?	
_	WW.100 S.COM.1 MW	W.Inv.CO	WW WW	W.IT OY.CC
6. I	s there any incorrect or misleading information (what and	where)?		
-	WWWWWW 100Y. COM.TW V	W.1001.	COM.TH P	100X.
7. H	How would you improve this document?			
-	WWW.100Y.COM.	WWW.LOO	Y.COM.TW	WWW.10
8. H	How would you improve our software, systems, and silicon	products?	OY.COM.TW	ANN
-	NWW.100X.COM.TW	C.WWW	ON COM. IN	

PIC16C505 Product Identification System



Please contact your local sales office for exact ordering procedures.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston 2 Lan Drive, Suite 120 Westford, MA 01886

Tel: 978-692-3848 Fax: 978-692-3821 Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas 4570 Westgrove Drive, Suite 160

Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 **Kokomo**

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street

Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 **China - Shanghai**

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 **Hong Kong** Microchip Technology Hongkong Ltd.

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02