


PIC16C62B/72A

28-Pin 8-Bit CMOS Microcontrollers

Microcontroller Core Features:

- High-performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches, which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of Program Memory, 128 x 8 bytes of Data Memory (RAM)
- Interrupt capability
- Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out detection circuitry for Brown-out Reset (BOR)
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- Fully static design
- In-Circuit Serial Programming™ (ICSP)
- · Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Low-power consumption:
 - < 2 mA @ 5V. 4 MHz
 - 22.5 μA typical @ 3V, 32 kHz
 - < 1 μA typical standby current


Pin Diagram



Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- · Capture, Compare, PWM module
- Capture is 16-bit, max. resolution is 12.5 ns, Compare is 16-bit, max. resolution is 200 ns, PWM maximum resolution is 10-bit
- 8-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with Enhanced SPI[™] and I²C[™]

Pin Diagrams



WWW.100Y.COM.

Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16C62B	PIC16C72A
Operating Frequency	DC - 20 MHz	DC - 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
Program Memory (14-bit words)	2K	2K
Data Memory (bytes)	128	128
Interrupts	7001.00	8///
I/O Ports	Ports A,B,C	Ports A,B,C
Timers	3.100 COM.	3 CO
Capture/Compare/PWM modules	1N.100 TOM. T	1 W 100 100
Serial Communications	SSP	SSP
8-bit Analog-to-Digital Module	N.M. COS. TW	5 input channels

WWW.100Y.COM.TW WWW.100Y.COM.TW 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

W.100Y.COM.TW

Table of Contents

1.0 Device Overview	5
2.0 Memory Organization	7
3.0 I/O Ports	19
4.0 Timer0 Module	25
5.0 Timer1 Module	27
6.0 Timer2 Module	31
7.0 Capture/Compare/PWM (CCP) Module	M 33
8.0 Synchronous Serial Port (SSP) Module	39
9.0 Analog-to-Digital Converter (A/D) Module	49
10.0 Special Features of the CPU	55
11.0 Instruction Set Summary	67
12.0 Development Support	75
13.0 Electrical Characteristics	81
14.0 DC and AC Characteristics Graphs and Tables	
15.0 Packaging Information	105
Appendix A: Revision History	111
Appendix B: Conversion Considerations	111
Appendix C: Migration from Base-line to Mid-Range Devices	
Index	113
On-Line Support	117
Reader Response	118
PIC16C62B/72A Product Identification System	119

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.C

PIC16C62B/72A

NOTES:

W.100Y.COM.TW

W.100X.COM.TW

WW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW OOY.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

oy.com.TW

WWW.

WWW.100Y.CO

WWW.100Y.COM.TW

W.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

COM.TW

WW.100Y.COM.TW

1.0 DEVICE OVERVIEW


This document contains device-specific information. Additional information may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly rec-

ommended reading for a better understanding of the device architecture and operation of the peripheral modules.

There are two devices (PIC16C62B, PIC16C72A) covered by this datasheet. The PIC16C62B does not have the A/D module implemented.

Figure 1-1 is the block diagram for both devices. The pinouts are listed in Table 1-1.

FIGURE 1-1: PIC16C62B/PIC16C72A BLOCK DIAGRAM



PIC16C62B/72A

PIC16C62B/PIC16C72A PINOUT DESCRIPTION **TABLE 1-1**

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	ON	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	100 X 100 X	CCO ^M	TW -	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	N 1 10	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
WT I	N.	-11	101.	MITA	PORTA is a bi-directional I/O port.
RA0/AN0 ⁽⁴⁾	2	2	1/0	TTL	RA0 can also be analog input 0
RA1/AN1 ⁽⁴⁾	3	3	I/O	ONTIL	RA1 can also be analog input 1
RA2/AN2 ⁽⁴⁾	4	4	1/0	TIL	RA2 can also be analog input 2
RA3/AN3/VREF ⁽⁴⁾	5	5	1/0	TTL	RA3 can also be analog input 3 or analog reference voltage
RA4/T0CKI	6	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/ SS/ AN4 ⁽⁴⁾	7	7	I/O	TTL	RA5 can also be analog input 4 or the slave select for the synchronous serial port.
M. Ton.	WT		MM.	100 Y.CON	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	10 TTL	Wir. COM.
RB2	23	23	1/0	TTL	WITH WWW. TOOY. ON.TW
RB3	24	24	I/O	TTL	On TAN MAN CON TAN
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTLO	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
1100		TIV		10	PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	110	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6	17	17	I/O	ST W	WW. 1007
RC7	18	18	I/O	ST	MM. TON. COM. THE WAY.
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р	- N	Positive supply for logic and I/O pins.

Legend: I = input

O = output— = Not used I/O = input/output TTL = TTL input

P = power or program ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: The A/D module is not available on the PIC16C62B.

2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these microcontrollers. Each block (Program Memory and Data Memory) has its own bus, so that concurrent access can occur.


Additional information on device memory may be found in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

The PIC16C62B/72A devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Each device has 2K x 14 words of program memory. Accessing a location above 07FFh will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



WW.100Y.COM.TW

2.2 <u>Data Memory Organization</u>

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1⁽¹⁾ RP0

(STATUS<6:5>)

- $= 00 \rightarrow Bank0$
- = $01 \rightarrow Bank1$
- = 10 → Bank2 (not implemented)
- = 11 → Bank3 (not implemented)

Note 1: Maintain this bit clear to ensure upward compatibility with future products.

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 2.5).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 2-2: REGISTER FILE MAP

File ddress			File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	11.100	CONF	88h
09h	1 4 00 h	T. Th	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	W _ 1	$M_{J} = M_{J}$	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H	- COp	8Fh
10h	T1CON	100 = 00	90h
N 11h	TMR2	11001.	91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L	4001	95h
16h	CCPR1H	MAT	96h
17h	CCP1CON	TAN A Jan	97h
18h	_	W . TN 10	98h
19h	- W	MAT.	99h
1Ah	~W-	MAIN	9Ah
1Bh	<u>-</u>	TNW.	9Bh
1Ch	1.TV	NT.	9Ch
1Dh	PT	4111	9Dh
1Eh	ADRES ⁽²⁾	-WW	9Eh
1Fh	ADCON0 ⁽²⁾	ADCON1 ⁽²⁾	9Fh
20h	OM.TW	General	A0h
M.	Constant	Purpose	N AL
In	General Purpose	Registers	BFh
1.100	Registers		C0h
×1 100			N M
7Fh	ON.COM	TW -	FFh
$\overline{M}_{J_{I_0}}$	Bank 0	Bank 1	
Uni	mplemented d	ata memory loca	tions,

2: These registers are not implemented on the PIC16C62B, read as '0'.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 0			N.Ja.	V.COM	TW		MM.	any.C	ON	W	
00h	INDF ⁽¹⁾	Addressing	g this location	on uses cont	ents of FSR	to address d	ata memory	(not a physi	cal register)	0000 0000	0000 0000
01h	TMR0	Timer0 mo	dule's regis	ter	$M_{i,I,A}$	- 1		1.100	COM	xxxx xxxx	uuuu uuuu
02h	PCL ⁽¹⁾	Program C	Counter's (P	C) Least Sig	nificant Byte		MA	vi 100)	Mon	0000 0000	0000 0000
03h	STATUS ⁽¹⁾	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	√ PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR ⁽¹⁾	Indirect da	ta memory	address poi	nter		W	MM	ON.CO	xxxx xxxx	uuuu uuuu
05h	PORTA ^(6,7)	_	-31	PORTA Da	ata Latch wh	en written: Po	ORTA pins w	hen read	×1 C	0x 0000	0u 0000
06h	PORTB ^(6,7)	PORTB Da	PORTB Data Latch when written: PORTB pins when read							xxxx xxxx	uuuu uuuu
07h	PORTC ^(6,7)	PORTC Da	PORTC Data Latch when written: PORTC pins when read							xxxx xxxx	uuuu uuuu
08h-09h	CODA	Unimpleme	ented	N.M.	V.CO	W		MMA	ANDY.		W -
0Ah	PCLATH ^(1,2)	_		NW.II	Write Buffe	er for the uppe	er 5 bits of th	ne Program	Counter	0 0000	0 0000
0Bh	INTCON ⁽¹⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	TY	ADIF ⁽³⁾	W	1002.	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Dh	ON CO	Unimpleme	Unimplemented							07-	N.T.
0Eh	TMR1L	Holding re	gister for the	e Least Sign	ificant Byte	of the 16-bit	ΓMR1 registe	er 🕠	MAN	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding re	gister for the	e Most Signi	ficant Byte o	of the 16-bit T	MR1 registe	r		xxxx xxxx	uuuu uuuu
10h	T1CON	ONT.T	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mo	dule's regis	ter	-11	101.	MIN		MAG	0000 0000	0000 0000
12h	T2CON	COE	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive	Buffer/Trans	mit Register	OM.	N.	WW	xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/C	ompare/PW	'M Register1	(LSB)	N 100 1.	Mos	In	1	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/PW	'M Register1	(MSB)	100	I.Co.	TW	1	xxxx xxxx	uuuu uuuu
17h	CCP1CON	O d .C	DIAF.	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Dh	TIME.	Unimpleme	ented			WW.10	CO	MI		WAIN.	T.C
1Eh	ADRES ⁽³⁾	A/D Result	t Register	I.A.		-W.10	JU - C(Mir	-1	xxxx xxxx	uuuu uuuu
1Fh	ADCON0 ⁽³⁾	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	T	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

- 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 3: A/D not implemented on the PIC16C62B, maintain as '0'.
- 4: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
- 5: The IRP and RP1 bits are reserved. Always maintain these bits clear.
- 6: On any device reset, these pins are configured as inputs.
- **7:** This is the value that will be in the port output latch.

TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 1	W	MAG	any.Ce)	V	WW	100	V.Co	WTI		•
80h	INDF ⁽¹⁾	Addressin	g this location	n uses con	tents of FSR	to address of	data memory	(not a physi	cal register)	0000 0000	0000 0000
81h	OPTION_REG	G RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0							1111 1111	1111 1111	
82h	PCL ⁽¹⁾	Program C	Counter's (PC) Least Sig	gnificant Byte		TXV.1	00 1.	$O_{M,I,I}$	0000 0000	0000 0000
83h	STATUS ⁽¹⁾										000q quuu
84h	FSR ⁽¹⁾	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
85h	TRISA	PORTA Data Direction Register								11 1111	11 1111
86h	TRISB	PORTB D	ata Direction	Register	OMITY	-7	- VY	W.100.	CON	1111 1111	1111 1111
87h	TRISC	PORTC Data Direction Register							1111 1111	1111 1111	
88h-89h	TW THE	Unimplem	ented	Anny.	CO	TW	W	7.10	OY.Co	NEW	_
8Ah	PCLATH ^(1,2)	_	WW	- OX	Write Buffe	er for the upp	per 5 bits of th	ne Program	Counter	0 0000	0 0000
8Bh	INTCON ⁽¹⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE ⁽³⁾	100 to	201	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	CO_ T	Unimplem	ented	-110	OY.C	WILL		MA	1100 X	(1)	_
8Eh	PCON	~V	-W	MAN	LOT-CC		· _	POR	BOR	qq	uu
8Fh-91h	-1 COM-	Unimplem	ented	WW.	~√ C	OM.	XX	WW	11.2	A'COL	TT T
92h	PR2	Timer2 Pe	riod Register	-XIVI	100	$COM^{1/2}$	- 1		VIV. 10	1111 1111	1111 1111
93h	SSPADD	Synchrono	ous Serial Po	rt (I ² C mod	de) Address I	Register	14	1	-1XV.10	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	0000 0000
95h-9Eh	31 CC	Unimplem	ented	W.W.	W.J.	V.CON	TW		MW	~~~~!.C	-(1)
9Fh	ADCON1 ⁽³⁾	OM.			17N.10V	-1 - CO	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

- 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 3: A/D not implemented on the PIC16C62B, maintain as '0'.
- 4: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
- 5: The IRP and RP1 bits are reserved. Always maintain these bits clear.
- 6: On any device reset, these pins are configured as inputs.
- 7: This is the value that will be in the port output latch.

2.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, the write to these three bits is disabled. These bits are set or cleared according to the device logic. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. The result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: The IRP and RP1 bits are reserved. Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions.

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	AT COL
IRP	RP1	RP0	TO	PD	Z	DC	C	R = Readable bit
bit7	W		MWA	Anny.	T		bit0	W = Writable bit
								U = Unimplemented bit, read as '0' - n = Value at POR reset

- (reserved, maintain clear)
- bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)
 - 01 = Bank 1 (80h FFh) 00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

Note: RP1 is reserved, maintain clear

- bit 4: **TO**: Time-out bit
 - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 3: **PD**: Power-down bit
 - 1 = After power-up or by the CLRWDT instruction
 - 0 = By execution of the SLEEP instruction
- bit 2: Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)
 - 1 = A carry-out from the 4th low order bit of the result occurred
 - 0 = No carry-out from the 4th low order bit of the result
- bit 0: C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)
 - 1 = A carry-out from the most significant bit of the result occurred
 - 0 = No carry-out from the most significant bit of the result occurred

Note: For $\overline{\text{borrow}}$, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

2.2.2.2 OPTION_REG REGISTER

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	OY. CONTIN	
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit	
t7							bit0	W = Writable bit - n = Value at POR re	eset
oit 7:	RBPU : PO 1 = PORTE 0 = PORTE	B pull-ups	are disal	oled	PORTB inp	outs		100X.COM.T	N
oit 6:	INTEDG: In 1 = Interru 0 = Interru	pt on rising	g edge o	f RB0/INT					TW
bit 5:	TOCS: TMI 1 = Transit 0 = Interna	ion on RA	4/T0CKI	pin	COUT)				M.TW
bit 4:	T0SE : TMF 1 = Increm 0 = Increm	ent on hig	h-to-low	transition					OM.TW
bit 3:	PSA: Presca 1 = Presca 0 = Presca	aler is assi	gned to t	he WDT	module				COM.TW
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits					ON COM.
	Bit Value	TMR0 Ra	ate WD	Γ Rate					COMI
	000 001 010	1:2 1:4 1:8	1:	2 4					100X'COV
	011 100 101	1:16 1:32 1:64	1:	8 16 32 64					M.100X.COM
		4 400		U 4					
	110 111	1 : 128 1 : 256		128					VW.100 1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

2.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register, which contains various interrupt enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

CIE	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	D. Dandahla bit
GIE oit7	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	R = Readable bit W = Writable bit
OM.T							Dito	- n = Value at POR reset
bit 7:	1 = Enab	oal Interrup les all un-r bles all inte	nasked in					
bit 6:	1 = Enab	ripheral Int les all un-r lles all per	nasked pe	eripheral in	terrupts			
bit 5:	1 = Enab	R0 Overflo les the TM bles the TM	R0 interru		oit COM			
bit 4:	1 = Enab	les the RB	0/INT exte	rrupt Enab ernal interr ernal inter	upt			
bit 3:	1 = Enab	les the RB	port char	upt Enable nge interru nge interru	ot			
bit 2:	1 = TMR0	R0 Overflo) register h) register o	nas overflo	owed (softw	vare must	clear bit)		
bit 1:	1 = The F	RB0/INT ex	kternal inte	rupt Flag b errupt occu errupt did r	ırred (softv	vare must o	clear bit)	
bit 0:	1 = At lea	st one of t	he RB7:R				ite (clear by	y reading PORTB)

Note:

2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

Bit PEIE (INTCON<6>) must be set to Note: enable any peripheral interrupt.

REGISTER 2-4: PIE1 REGISTER (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	WILLE.
W.	ADIE ⁽¹⁾		1.10	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0'
								- n = Value at POR reset
bit 7:	Unimplen	nented: R	ead as 'C), CC				ON.COM.
bit 6:	1 = Enable	A/D Conver es the A/D les the A/D	interrup	t 100 Y.C	e bit			
bit 5-4:	Unimplen	nented: R	ead as '0	W.100 T				
bit 3:	1 = Enable	ynchronou es the SSI les the SS	P interrup	ot	upt Enable t	oit		
bit 2:	1 = Enable	CCP1 Inte es the CCI les the CC	P1 interru	upt				
bit 1:	1 = Enable	TMR2 to P es the TMI les the TM	R2 to PR	2 match in				
bit 0:	1 = Enable	TMR1 Ove es the TMI les the TM	R1 overfl	ow interru	pt			
Note 1:	The PIC160 bit clear.	C62B does	not have a	an A/D mod	lule. This bit l	ocation is re	eserved on t	hese devices. Always maintain this

WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

U-0	R/W-0 U-0	U-0 R/W		R/W-0	R/W-0	CONTRACTOR
	ADIF ⁽¹⁾	- SSF	IF CCP1IF	TMR2IF	TMR1IF	R = Readable bit W = Writable bit
bit7					bit0	U = Unimplemented
						read as '0' - n = Value at POR re
bit 7:	Unimplemented: R	ead as '0'				- II = value at POR IE
bit 6:	ADIF ⁽¹⁾ : A/D Conver		a bit			
1.0	1 = An A/D conversi	on completed (nust be cleare	ed in softwa	re)	
	0 = The A/D convers	TOO.	lete			
bit 5-4:	Unimplemented: R	ead as '0'				
bit 3:	SSPIF: Synchronou				in a 6	A. TOOX.CO
	1 = The transmissio 0 = Waiting to transi		ompiete (must	be cleared	in sonware	M. rook. COM
bit 2:	CCP1IF: CCP1 Inte					
N 1007	Capture Mode	111				
	1 = A TMR1 registe			leared in so	ftware)	
	0 = No TMR1 regist Compare Mode	er capture occu	red OY.C			
	1 = A TMR1 registe			ust be clear	red in softw	rare)
	0 = No TMR1 regist PWM Mode	er compare ma	ch occurred			
	Unused in this mode	9 41				
bit 1:	TMR2IF: TMR2 to F		upt Flag bit			
	1 = TMR2 to PR2 m	atch occurred (must be clear	ed in softwa	re)	
	0 = No TMR2 to PR					
bit 0:	TMR1IF: TMR1 Ove					
	1 = TMR1 register of 0 = TMR1 register of 0		de cleared in	sonware)		
	5 = TWITT TOGISTOR	ile flot overflow				
Note 1:⊲		not have an A/D	nodule. This bit	location is re	eserved on th	nese devices. Always ma
	bit clear.					

Note:

2.2.2.6 **PCON REGISTER**

WWW.100Y.CO

The Power Control register (PCON) contains flag bits to allow differentiation between a Power-on Reset (POR), Brown-Out Reset (BOR) and resets from other sources. .

Note: On Power-on Reset, the state of the BOR bit is unknown and is not predictable. If the BODEN bit in the configuration word is set, the user must first set the BOR bit on a POR, and check it on subsequent resets. If BOR is cleared while POR remains set, a Brown-out reset has occurred. If the BODEN bit is clear, the BOR bit may be ignored.

REGISTER 2-6: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q	OO T. CON'I L
bit 7. 2	M.TW OM.TW	Alanta di F		100X.C	COM.TV	POR	BOR bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-2: bit 1:	POR : Pov 1 = No Po	ver-on Res	set Status eset occur	bit red	oe set in so	ftware afte	r a Power-	on Reset occurs)
bit 0:	1 = No Bi	own-out Re rown-out R own-out Re	Reset occu	rred	be set in so	oftware afte	er a Brown	-out Reset occurs)

WWW.100Y.CO

WWW.100Y.COM.TW

WWW.100Y.COM 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

PCL and PCLATH 2.3

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register and is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly accessible. All updates to the PCH register go through the PCLATH register.

2.3.1 STACK

WWW.100Y.

The stack allows any combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Mid-range devices have an 8 level deep hardware stack. The stack space is not part of either program or data space and the stack pointer is not accessible. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RET-FIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

WWW.100Y.COM.T

Program Memory Paging 2.4

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper bit of the address is provided by PCLATH<3>. The user must ensure that the page select bit is programmed to address the proper program memory page. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped from the stack. Therefore, manipulation of the PCLATH<3> bit is not required for the return instructions.

2.5 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer).

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

movlw 0x20;initialize pointer movwf FSR ; to RAM NEXT INDF ;clear INDF register clrf incf FSR ;inc pointer FSR,4 ;all done? btfss NEXT ; NO, clear next CONTINUE ;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-3. However, IRP is not used in the PIC16C62B/72A.

FIGURE 2-3: DIRECT/INDIRECT ADDRESSING



3.0 I/O PORTS

Some I/O port pins are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

The PORTA register reads the state of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Pin RA5 is multiplexed with the SSP to become the RA5/ \overline{SS} pin.

On the PIC16C72A device, other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, pins with analog functions are configured as analog inputs with digital input buffers disabled. A digital read of these pins will return '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



PIC16C62B/72A

TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	1712	Input/output or analog input ⁽¹⁾
RA1/AN1	bit1	TTLO	Input/output or analog input ⁽¹⁾
RA2/AN2	bit2	TTLOO	Input/output or analog input ⁽¹⁾
RA3/AN3/VREF	bit3	TTL	Input/output or analog input ⁽¹⁾ or VREF ⁽¹⁾
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog in

WWW.100Y.COM.TW

SUMMARY OF REGISTERS ASSOCIATED WITH PORTA **TABLE 3-2**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
05h	PORTA (for PIC16C72A only)	-	W V	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
05h	PORTA (for PIC16C62B only)	_	ATAN	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_		PORTA	Data D	irection	Register		TWW	11 1111	11 1111
9Fh	ADCON1 ⁽¹⁾	_	70	-TN	100_{x}		PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. Note 1: The PIC16C62B does not implement the A/D module. Maintain this register clear.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

> > WWW.100Y.COM.T


W.100Y.COM.TW

3.2 PORTB and the TRISB Register

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF RB3:RB0 PINS



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:


- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

RB0/INT is an external interupt pin and is configured using the INTEDG bit (OPTION_REG<6>). RB0/INT is discussed in detail in Section 10.10.1.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



and clear the RBPU bit (OPTION_REG<7>)

TABLE 3-3 PORTB FUNCTIONS

TABLE 3-3	PORT	TB FUNCTION	NS TW WWW.100Y.COM.TW
Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	NN TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TIL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TILO	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	WW TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL _V .10	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	PORTB	Data Directi	on Regist	ter	1 CO	1.1	XI		1111 1111	1111 1111
81h	OPTION REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override maybe in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
 - Port/Peripheral select signal selects between port data and peripheral output.
 - Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 3-5 PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function	TRISC Override
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input	Yes
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input	Yes
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output	No
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.	No
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).	No
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output	No
RC6	bit6	ST	Input/output port pin	No
RC7	bit7	ST	Input/output port pin	No

100Y.COM.TW

Legend: ST = Schmitt Trigger input

TABLE 3-6 SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
TRISC	PORTC I	Data Direct	ion Regist	er	V.CO	W		WW	1111 1111	1111 1111
	PORTC TRISC	PORTC RC7 TRISC PORTC I	PORTC RC7 RC6	PORTC RC7 RC6 RC5 TRISC PORTC Data Direction Regist	PORTC RC7 RC6 RC5 RC4 TRISC PORTC Data Direction Register	PORTC RC7 RC6 RC5 RC4 RC3 TRISC PORTC Data Direction Register	PORTC RC7 RC6 RC5 RC4 RC3 RC2 TRISC PORTC Data Direction Register	PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 TRISC PORTC Data Direction Register	PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 TRISC PORTC Data Direction Register	PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxxx xxxx TRISC PORTC Data Direction Register 1111 1111

WW.100Y.COM.TW WWW.100Y.COM.TW 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

4.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
 - Read and write
 - INT on overflow
- · 8-bit software programmable prescaler
- INT or EXT clock select
 - EXT clock edge select

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

4.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the Electrical Specifications section of this manual, and in the PICmicro™ Mid-Range Reference Manual, (DS33023).

4.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. There is only one prescaler available which is shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment or ratio.

FIGURE 4-1: TIMERO BLOCK DIAGRAM



4.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

Note: To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro™ Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

4.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

FIGURE 4-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




TABLE 4-1 REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h	TMR0	Timer0	module's r	egister	rW	4	MMA	1100	Y.C.	xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	N 70	N.700.	PORTA	Data Di	rection R	egister	WW.I	JU > (11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter
- Readable and writable
- · Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- · Reset from CCP module trigger

Timer1 has a control register, shown in Register 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-1 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- · As a synchronous counter
- · As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.


When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module as a special event trigger (Section 7.0).

REGISTER 5-1:T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 T1CKPS1 T1CKPS0 T1OSCEN = Readable bit T1SYNC TMR1CS TMR10N = Writable bit = Unimplemented bit, read as '0' = Value at POR reset bit 7-6: Unimplemented: Read as '0' bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value bit 3: T10SCEN: Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled (TRISC<1:0> ignored) 0 = Oscillator is shut off (The oscillator is turned off to reduce power drain T1SYNC: Timer1 External Clock Input Synchronization Control bit bit 2: TMR1CS = 11 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1: TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) TMR10N: Timer1 On bit bit 0: 1 = Enables Timer1 特力材料886-3-5753170 0 = Stops Timer1 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

FIGURE 5-1: TIMER1 BLOCK DIAGRAM



Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

WWW.100Y.COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CON

W.100Y.COM.TW

WWW.100Y.COM.

WW.100Y.COM.TW

5.2 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). When the Timer1 oscillator is enabled, RC0 and RC1 pins become T1OSO and T1OSI inputs, overriding TRISC<1:0>.

The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 5-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-1 CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2					
LP	32 kHz	33 pF	23 pF					
	100 kHz	100 kHz 15 pF						
1007.	200 kHz 15 pF							
These v	alues are for c	lesign guida	nce only.					
Crystals Tes	sted:		M. TOON					
32.768 kHz	Epson C-00	R32.768K-A	± 20 PPM					
100 kHz	Epson C 2 100.00 KC-P ± 20 PF							
200 kHz	STD XTL 20	0.000 kHz	± 20 PPM					
of of time	ner capacitand scillator but al se each reson racteristics, the onator/crystal values of exte	so increases ator/crystal h e user should manufacturer	the start-up as its own consult the for appropri-					

5.3 <u>Timer1 Interrupt</u>

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled by setting TMR1 interrupt enable bit TMR1IE (PIE1<0>).

5.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event trigger from the CCP1
	module will not set interrupt flag bit
	TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

TABLE 5-2 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BC	R,	all c	e on other sets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	1.100	ADIF	MT.	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0	0000	-0	0000
8Ch	PIE1	-x -1 0	ADIE	ONETV	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0	0000	-0	0000
0Eh	TMR1L	Holding	g registe	r for the Lea	st Significar	nt Byte of the	16-bit TMI	R1 register	LM	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	g registe	r for the Mos	st Significan	t Byte of the	16-bit TMF	R1 register	TW	xxxx	xxxx	uuuu	uuuu
10h	T1CON	N L IV	Inc	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

PIC16C62B/72A

NOTES:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

W.100Y.COM.TW

WWW.100Y.CO

WWW

WW.100Y.COM.TW

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:


- · 8-bit timer (TMR2 register)
 - Readable and writable
- 8-bit period register (PR2)
 - Readable and writable
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on match (TMR2 = PR2)
- Timer2 can be used by SSP and CCP

Timer2 has a control register, shown in Register 6-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

FIGURE 6-1: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.

REGISTER 6-1:T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

```
R/W-0
   U-0
            R/W-0
                      R/W-0
                                R/W-0
                                          R/W-0
                                                     R/W-0
                                                                 R/W-0
          TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0
                                                    TMR2ON
                                                              T2CKPS1 T2CKPS0
                                                                                         = Readable bit
                                                                                         = Writable bit
                                                                                     W
bit7
                                                                                bit0
                                                                                         = Unimplemented bit,
                                                                                           read as '0'
                                                                                       n = Value at POR reset
bit 7:
          Unimplemented: Read as '0'
         TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits
bit 6-3:
          0000 = 1:1 Postscale
          0001 = 1:2 Postscale
          0010 = 1:3 Postscale
          1111 = 1:16 Postscale
bit 2:
          TMR2ON: Timer2 On bit
          1 = Timer2 is on
          0 = Timer2 is off
bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
          00 = Prescaler is 1
          01 = Prescaler is 4
          1x = Prescaler is 16
```

6.1 <u>Timer2 Operation</u>

The Timer2 output is also used by the CCP module to generate the PWM "On-Time", and the PWM period with a match with PR2.

The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

6.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

6.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate shift clock.

TABLE 6-1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	COM	ADIF	_	WA II	SSPIF	CCP1IF	TMR2IF	TMR1IF	-00- 0000	0000 0000
8Ch	PIE1	= 1	ADIE	- //	- 	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	0000 0000
11h	TMR2	Timer2 mo	odule's registe	r	MM	100 Y.C	-113		1/1/1/	0000 0000	0000 0000
12h	T2CON	~J € 0	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Pe	riod Register	-1		N.Ino	COM	-31	_	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

7.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register, which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave duty cycle register. Table 7-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Additional information on the CCP module is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

TABLE 7-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture Compare	Timer1 Timer1
PWM	Timer2

TABLE 7-2 INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction					
Capture	Capture	Same TMR1 time-base.					
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.					
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TM					
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).					
PWM	Capture	None.					
PWM	Compare	None.					

REGISTER 7-1:CCP1CON REGISTER (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
-	1020	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	R = Readable bit
bit7	100¥.	COM.T	TW N	MM	W.100Y.	COM.TY	bit0	W = Writable bit U = Unimplemented bit, read as '0'
								- n =Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCP1X:CCP1Y: PWM Least Significant bits

Capture Mode: Unused Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0: CCP1M3:CCP1M0: CCP1 Mode Select bits

0000 = Capture/Compare/PWM off (resets CCP1 module)

0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit is set)

1001 = Compare mode, clear output on match (CCP1IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode


7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register, when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit ,CCP1IF (PIR1<2>), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

FIGURE 7-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



7.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work consistently.

7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should clear CCP1IE (PIE1<2>) before changing the capture mode to avoid false interrupts. Clear the interrupt flag bit, CCP1IE before setting CCP1IE.

7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off
MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON
MOVWF CCP1CON ;Load CCP1CON with this
; value


7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- driven High
- · driven Low
- remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). The interrupt flag bit, CCP1IF, is set on all compare matches.

FIGURE 7-2: COMPARE MODE OPERATION BLOCK DIAGRAM



7.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

7.2.3 SOFTWARE INTERRUPT MODE

When a generated software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

TABLE 7-3 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	A CO	ADIF	N -	AM W	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	2 C C	ADIE		<u> </u>	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
87h	TRISC	PORTC Data Direction Register									1111 1111
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1register									uuuu uuuu
10h	T1CON	1700		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/Compare/PWM register1 (LSB)								xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM register1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	141	A-C	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

7.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 7-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.


FIGURE 7-3: SIMPLIFIED PWM BLOCK DIAGRAM



Note 1: 8-bit timer is concatenated with 2-bit internal Q clock or 2 bits of the prescaler to create 10-bit time-base.

A PWM output (Figure 7-4) has a time base (period) and a time that the output stays high (on-time). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 7-4: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 6.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

7.3.2 PWM ON-TIME

The PWM on-time is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. CCPR1L contains eight MSbs and CCP1CON<5:4> contains two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the on-time value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM on-time. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

Resolution =
$$\frac{\log \left(\frac{Fosc}{Fpwm}\right)}{\log(2)}$$
 bits

Note: If the PWM on-time value is larger than the PWM period, the CCP1 pin will not be cleared.

For an example PWM period and on-time calculation, see the PICmicro TM Mid-Range Reference Manual, (DS33023).

SET-UP FOR PWM OPERATION 7.3.3

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 regis-
- Set the PWM on-time by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- Configure the CCP1 module for PWM operation.

TABLE 7-4 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	V1	1001	1.1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	707	5.5

TABLE 7-5 REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	1	ADIF	1. V)	30 -	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
BCh	PIE1	1.77	ADIE	- TXX	1007.	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
87h	TRISC	PORTC	Data Directi	on Register	100X.	~1.7	W	MA	10	1111 1111	1111 1111
11h	TMR2	Timer2 m	nodule's regis	ster	You	CON	TW	W	MAL	0000 0000	0000 0000
92h	PR2	Timer2 m	nodule's perio	od register	M. Inn	A COM	· ·		MMN.	1111 1111	1111 1111
12h	T2CON	UM.	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/0	Compare/PV	/M register1	(LSB)		MITW		W. T.	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PV	/M register1	(MSB)	nn Y.Co	VTIL		MAN	xxxx xxxx	uuuu uuuu
17h	CCP1CON	of CON	300	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

Preliminary DS35008B-page 37 © 1999 Microchip Technology Inc. TANY TONY, CON

VW.100Y.COM.T

PIC16C62B/72A

NOTES:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.T

100Y.COM.TW

WWW.100Y

W.100Y.COM.TW

WWW.100Y.CO

WWW.

WW.100Y.COM.TW

WW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW

8.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

8.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

For more information on SSP operation (including an I^2C Overview), refer to the PICmicroTM Mid-Range Reference Manual, (DS33023). Also, refer to Application Note AN578, "Use of the SSP Module in the I^2C Multi-Master Environment."

8.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

Additional information on SPI operation may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

8.2.1 OPERATION OF SSP MODULE IN SPI MODE

A block diagram of the SSP Module in SPI Mode is shown in Figure 8-1.

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, three pins are used:

- · Serial Data Out (SDO)RC5/SDO
- Serial Data In (SDI)RC4/SDI/SDA
- Serial Clock (SCK)RC3/SCK/SCL

Additionally, a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- · Master Operation (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Clock Edge (Output data on rising/falling edge of SCK)
- Clock Rate (master operation only)
- Slave Select Mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON reg-

ister, and then set bit SSPEN. This configures the SDI, SDO, SCK and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (master operation) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set (if used)


Note: When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD.

to VDD.

Note:

If the SPI is used in Slave Mode with CKE = '1', then the \overline{SS} pin control must be enabled

FIGURE 8-1: SSP BLOCK DIAGRAM (SPI MODE)



PIC16C62B/72A

REGISTERS ASSOCIATED WITH SPI OPERATION TABLE 8-1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000
0Ch	PIR1	130	ADIF	OHIT		SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 000
8Ch	PIE1	MAT	ADIE		M.	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 000
13h	SSPBUF	Synchrono	us Serial P	ort Receiv	e Buffer/	Transmit F	Register	100Y		xxxx xxxx	uuuu uuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 000
85h	TRISA			PORTA D	Data Dire	ction Regi	ster	Milas	ST CO	11 1111	11 111
87h	TRISC	PORTC Da	ata Directio	n Register	T.Mo	44		- XX 10	0 1	1111 1111	1111 111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. WWW.10 WWW.100Y.CO WWW.100Y.COM.TW

> WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM

WWW.100

W.100Y.COM.TW

COM.TW

TW.100Y.COM.TW

WW.100Y.COM.TW


8.3 SSP I²C Operation

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to support firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 8-2: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I²C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not accessible
- SSP Address Register (SSPADD)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled for firmware master mode support
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled for firmware master mode support
- I²C start and stop bit interrupts enabled for firmware master mode support, slave mode idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be operated as open drain outputs, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation may be found in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

8.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and load the SSPBUF register with the received value in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. This happens if either of the following conditions occur:

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was completed.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was completed.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification, as well as the requirement of the SSP module, is shown in timing parameter #100, THIGH, and parameter #101, TLOW.

8.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal

'1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 8-2 DATA TRANSFER RECEIVED BYTE ACTIONS

- 100301-170	ts as Data s Received		Y.COM.TW	Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)
0	0.00	Yes	Yes	Yes
1	0,00	No No	.C No	Yes
1		No No	No	Yes
0	W.1901	Yes	No	Yes

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

8.3.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.


When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

WW.100X.COM.

DS35008B-page 43

FIGURE 8-3: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



8.3.1.3 TRANSMISSION


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and the CKP will be cleared by hardware, holding SCL low. Slave devices cause the master to wait by holding the SCL line low. The transmit data is loaded into the SSPBUF register, which in turn loads the SSPSR register. When bit CKP (SSP-CON<4>) is set, pin RC3/SCK/SCL releases SCL. When the SCL line goes high, the master may resume operating the SCL line and receiving data. The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are

shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 8-4).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 8-4: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



8.3.2 MASTER OPERATION

Master operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared by a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear.

In master operation, the SCL and SDA lines are manipulated in software by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- · Byte transfer completed

Master operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master operation and slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on master operation, see AN554 - Software Implementation of I²C Bus Master.

8.3.3 MULTI-MASTER OPERATION

In multi-master operation, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an \overline{ACK} pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

For more information on master operation, see *AN578* - Use of the SSP Module in the of I²C Multi-Master Environment.

TABLE 8-3 REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	7.	ADIF	_	4.	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	001-00	ADIE	_	MA	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
13h	SSPBUF	Synchrono	us Serial I	Port Recei	ve Buffe	r/Transmit	Register	.ow.T	W	xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial F	Port (I ² C m	node) Ad	dress Re	gister		IM	0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Da	ata Directio	on register	,	WW	W.In.	NY.CO	WI.	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: Maintain these bits clear in I²C mode.

REGISTER 8-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

 R/W-0
 R/W-0
 R-0
 R-0
 R-0
 R-0
 R-0
 R-0
 R-0
 R-0
 BF

 SMP
 CKE
 D/A
 P
 S
 R/W
 UA
 BF

bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read

as '0'

- n =Value at POR reset

bit 7: SMP: SPI data input sample phase

SPI Master Operation

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave Mode

SMP must be cleared when SPI is used in slave mode

I²C Mode

bit7

This bit must be maintained clear

bit 6: CKE: SPI Clock Edge Select

 $\frac{\text{SPI Mode}}{\text{CKP} = 0}$

1 = Data transmitted on rising edge of SCK

0 = Data transmitted on falling edge of SCK

CKP = 1

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

I²C Mode

This bit must be maintained clear

bit 5: **D/A**: Data/Address bit (I²C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170

bit 4: **P**: Stop bit (I²C mode only. This bit is cleared when the SSP module is disabled, or when the Start bit is detected last, SSPEN is cleared)

1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)

0 = Stop bit was not detected last

bit 3: **S**: Start bit (I²C mode only. This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last. SSPEN is cleared)

1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)

0 = Start bit was not detected last

bit 2: $R\overline{W}$: Read/Write bit information (I²C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or \overline{ACK} bit.

1 = Read

0 = Write

bit 1: **UA**: Update Address (10-bit I²C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0: BF: Buffer Full Status bit

Receive (SPI and I²C modes)

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only)

1 = Transmit in progress, SSPBUF is full

0 = Transmit complete, SSPBUF is empty

REGISTER 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 bit7 bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n =Value at POR reset

bit 7: WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master operation, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

0 = No overflow

In I²C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In SPI mode

1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In I²C mode

1 = Enables the serial port and configures the SDA and SCL pins as serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4: CKP: Clock Polarity Select bit

In SPI mode

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I²C mode

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master operation, clock = Fosc/4

0001 = SPI master operation, clock = Fosc/16

0010 = SPI master operation, clock = Fosc/64

0011 = SPI master operation, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin

 $0110 = I^2C$ slave mode, 7-bit address

 $0111 = I^2C$ slave mode, 10-bit address

 $1011 = I^2C$ firmware controlled master operation (slave idle)

 $1110 = I^2C$ slave mode. 7-bit address with start and stop bit interrupts enabled

 $1111 = I^2C$ slave mode, 10-bit address with start and stop bit interrupts enabled

PIC16C62B/72A

NOTES:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

WWW.101

IW.100Y.COM.TW

W.100Y.COM.TW

WWW.100Y.CO

WWW.

OM.TW

COM.TW

WW.100Y.COM.TW

WW.100Y.COM.TW

FWW.100Y.COM.TW

9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Note: This section applies to the PIC16C72A only.

The analog-to-digital (A/D) converter module has five input channels.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has the feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 9-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 9-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

REGISTER 9-1:ADCONO REGISTER (ADDRESS 1Fh)

bit7	anM.	1		AIN. IUU	COM	1	bit0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	— W	ADON
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	√ U-0	R/W-0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from an internal RC oscillator)

bit 5-3: CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

010 = channel 2, (RA2/AN2)

011 = channel 3, (RA3/AN3)

100 = channel 4, (RA5/AN4)

bit 2: GO/DONE: A/D Conversion Status bit

If ADON = 1

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: Unimplemented: Read as '0'

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

REGISTER 9-2:ADCON1 REGISTER (ADDRESS 9Fh)

U-0	U-0	U-0	U-0	<u> </u>	R/W-0	3811(8)	1 1 1 1
-	_ <	W. T.	W .C O	-W	PCFG2	PCFG1	PCFG0

WWW.100Y.COM bit0 bit7

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

W.100Y.COM.TW

WWW.100Y.COM.

 n = Value at POR reset

bit 7-3: Unimplemented: Read as '0'

bit 2-0: PCFG2:PCFG0: A/D Port Configuration Control bits

G2:PCFG0	RA0	RA1	RA2	RA5	RA3	VREF	700x
000	Α	A	Α	Α	Α	VDD	1001
001	A	Α	A	Α	VREF	RA3	1.1
010	Α	Α	A	Α	Α	VDD	W.100
011	Α	A 10	Α	Α	VREF	RA3	TN 10
100	A	Α	D C	D	Α	VDD	1
101	Α	Α	D	D	VREF	RA3	M.Y.
11x	D	D	D	D	D	VDD	www.

WWW.100Y.COM.T

WWW.100Y.COM.TW

WWW.100Y

WWW.100Y.COM.T

WWW.100X.

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WWW.100Y.CON.T

JOOY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW Http://www.100y.com.tw

WW.100Y.COM.TW

WW.100Y.COM.TW


When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit, ADCON0<2>, is cleared, and the A/D interrupt flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 9-1.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired. the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 9.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit
- Wait the required acquisition time.
- Start conversion:
 - Set GO/DONE bit (ADCON0)
- Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

A/D BLOCK DIAGRAM FIGURE 9-1:



9.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 9-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 10 $\mathbf{k}\Omega$. After the analog input channel is selected (changed), this acquisition must pass before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see Equation 9-1. This equation calculates the acquisition time to within 1/2 LSb error (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

In general;

Assuming Rs = $10k\Omega$


 $Vdd = 3.0V (Rss = 10k\Omega)$

Temp. = 50° C (122°F)

TACQ \approx 13.0 μSec

By increasing VDD and reducing Rs and Temp., TACQ can be substantially reduced.

FIGURE 9-2: ANALOG INPUT MODEL



EQUATION 9-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient

= TAMP + TC + TCOFF

TAMP = 5μ S

 $TC = -(51.2pF)(1k\Omega + Rss + Rs) In(1/511)$

TCOFF = $(Temp - 25^{\circ}C)(0.05\mu S/^{\circ}C)$

9.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 μ s.

The A/D module can operate during sleep mode, but the RC oscillator must be selected as the A/D clock source prior to the SLEEP instruction.

Table 9-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

9.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.

Note 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the devices specification.

WW.100Y.COM.

TABLE 9-1 TAD vs. DEVICE OPERATING FREQUENCIES

AD Cloc	k Source (TAD)	Device Frequency						
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz			
2Tosc	00	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 μs	6 μs			
8Tosc	01	400 ns ⁽²⁾	1.6 µs	6.4 μs	24 μs ⁽³⁾			
32Tosc	10	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾			
RC ⁽⁵⁾	11	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾			

Legend: Shaded cells are outside of recommended range.

- Note 1: The RC source has a typical TAD time of 4 us.
 - 2: These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - **4:** When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for sleep operation only.
 - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

9.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

9.5 <u>Use of the CCP Trigger</u>

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as 1011 and that the A/D module be enabled (ADON bit is set). When the trigger occurs, the

GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead. The appropriate analog input channel must be selected and the minimum acquisition time must pass before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

TABLE 9-2 SUMMARY OF A/D REGISTERS

WWW.100Y.COM.TV

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	- XI —	ADIF	MAT.II	~ √ C'	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	_	ADIE	- TV.	<u> </u>	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh 00	ADRES	A/D Res	sult Regis	ter	1007.	Mos	IN	111	-IN 10	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	-4/	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	- TIN	_	WW.	N. 700	$\sqrt{G_{DD}}$	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	WF.	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	WIT'	_	PORTA I	Data Direc	tion Regis	ster			11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

10.0 SPECIAL FEATURES OF THE CPU

The PIC16C62B/72A devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Mode Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming™ (ICSP)

These devices have a Watchdog Timer, which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The

other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only and is designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.


Additional information on special features is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 10-1: CONFIGURATION WORD



10.2 Oscillator Configurations

10.2.1 OSCILLATOR TYPES

The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

10.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 10-2). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can use an external clock source to drive the OSC1/CLKIN pin (Figure 10-3).

FIGURE 10-2: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note1: See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

- A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

FIGURE 10-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 10-1 CERAMIC RESONATORS

Ranges 1	ested:		
Mode	Freq	OSC1	O\$C2
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF
HS .	8.0 MHz 16.0 MHz	10 - 68 pF	10 - 68 pF 10 - 22 pF
	ese values are tes at bottom of	for design guida	n ce only. See
Resonato	ors Used: 🚫	M.	
455 kHz	Panasonie	FO-A455K04B	± 0.3%
2.0 MHz	Murata Erie	CSA2.00MG	± 0.5%
4.0 MHz/	Murata Erie	CSA4.00MG	± 0.5%
8.0 MHz	Murata Erie	CSA8.00MT	± 0.5%
16.0 MHz	Murata Erie	CSA16.00MX	± 0.5%
Resor	nators did not ha	ave built-in capacito	ors.

TABLE 10-2 CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR


Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15/0F
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF <	() 15 pF
	4 MHz	15 pF	√15 pF
HS	4 MHz	15 64	15 pF
	8 MHz	15-33 pE	15-33 pF
	20 MHz	(15-33 pF	15-33 pF
	at bottom of	or design guidar	nce only. See
	at pottom of	page.	
COM	$\overline{}$	tals Used	OX.CO
32 kHz	Crys	\	± 20 PPM
32 kHz 200 kHz	Crys	tals Used 01R32.768K-A	± 20 PPM ± 20 PPM
	Crys Epson C-00	tals Used 01R32.768K-A 00.000KHz	
200 kHz	Crys Epson C-00 STD XTL 2	tals Used 01R32.768K-A 00.000KHz	± 20 PPM
200 kHz	Crys Epson C-00 STD XTL 2 ECS ECS-1 ECS ECS-2	tals Used 01R32.768K-A 00.000KHz	± 20 PPM ± 50 PPM

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 4: Oscillator performance should be verified when migrating between devices (including PIC16C62A to PIC16C62B and PIC16C72 to PIC16C72A)

10.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-4 shows how the R/C combination is connected to the PIC16CXXX.

FIGURE 10-4: RC OSCILLATOR MODE



10.3 Reset

The PIC16CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- · Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged by any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP, and on Brown-out Reset (BOR). They are not affected by a WDT Wake-up from SLEEP, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared depending on the reset situation, as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-5.

The PICmicro devices have a MCLR noise filter in the MCLR reset path. The filter will ignore small pulses. However, a valid MCLR pulse must meet the minimum pulse width (TmcL, Specification #30).

No internal reset source (WDT, BOR, POR) willdrive the $\overline{\text{MCLR}}$ pin low.

WW.100Y.COM.

External Reset **MCLR** WDT SLEEP WDT Module WWW.100Y.COM.TW Time-out Reset V_{DD} rise detect Power-on Reset VDD Brown-out Reset BODEN-OST/PWRT OST Chip_Reset $\overline{\mathsf{Q}}$ 10-bit Ripple counter WWW.100Y.COM.TW OSC₁ (1) **PWRT** On-chip RC OSC 10-bit Ripple counter **Enable PWRT Enable OST** Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.

FIGURE 10-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.TW

W.100Y.COM.TW


WW.100Y.COM.TW

10.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified (SVDD, parameter D004). For a slow rise time, see Figure 10-6.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions.

FIGURE 10-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

10.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (TPWRT, parameter #33) from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameters for details.

10.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (Tost, parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

Note: The OST delay may not occur when the device wakes from SLEEP.

10.7 Brown-Out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Brown-Out Reset circuit. If VPP falls below Vbor (parameter #35, about $100\mu S$), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a reset may not occur.

Once the brown-out occurs, the device will remain in brown-out reset until VDD rises above VBOR. The power-up timer then keeps the device in reset for TPWRT (parameter #33, about 72mS). If VDD should fall below VBOR during TPWRT, the brown-out reset process will restart when VDD rises above VBOR with the power-up timer reset. The power-up timer is always enabled when the brown-out reset circuit is enabled, regardless of the state of the PWRT configuration bit.

10.8 <u>Time-out Sequence</u>

When a POR reset occurs, the PWRT delay starts (if enabled). When PWRT ends, the OST counts 1024 oscillator cycles (LP, XT, HS modes only). When OST completes, the device comes out of reset. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 10-5 shows the reset conditions for the STATUS, PCON and PC registers, while Table 10-6 shows the reset conditions for all the registers.

10.9 <u>Power Control/Status Register</u> (PCON)

The BOR bit is unknown on Power-on Reset. If the Brown-out Reset circuit is used, the BOR bit must be set by the user and checked on subsequent resets to see if it was cleared, indicating a Brown-out has

POR (Power-on Reset Status bit) is cleared on a Power-on Reset and unaffected otherwise. The user

Status Register

IRP	RP1	RP0	TO	PD	Z	DC	С
PCON F	Register		MAN	W.100Y	COM	LM.	W
1007	Time	11	41,4	100	1.0	POR	BOR

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE 10-3 TIME-OUT IN VARIOUS SITUATIONS

	Power-	·up		Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
RC	72 ms	1007-	72 ms	1007.0 - M.TV	

TABLE 10-4 STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	M. M. 100x COM I.M. M. M. 100x COM.
0	x	1	1	Power-on Reset
0	х	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	101	10	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 10-5 RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 10-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register		icable ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	62B	72A	N/A	N/A	N/A
TMR0	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	62B	72A	0000h	0000h	PC + 1 ⁽²⁾
STATUS	62B	72A	0001 1xxx	000q quuu (3)	uuuq quuu(3)
FSR	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁴⁾	62B	72A	0x 0000	0u 0000	uu uuuu
PORTB ⁽⁵⁾	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC ⁽⁵⁾	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	62B	72A	0 0000	0 0000	u uuuu
INTCON	62B	72A	0000 000x	0000 000u	uuuu uuuu(1)
OX. COM.TA	62B	72A	0000	0000	_{uuuu} (1)
PIR1	62B	72A	-0 0000	-0 0000	-u uuuu(1)
TMR1L	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	62B	72A	00 0000	uu uuuu	uu uuuu
TMR2	62B	72A	0000 0000	0000 0000	uuuu uuuu
T2CON	62B	72A	-000 0000	-000 0000	-uuu uuuu
SSPBUF	62B	√ 72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	62B	72A	0000 0000	0000 0000	uuuu uuuu
CCPR1L	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	62B	72A	00 0000	00 0000	uu uuuu
ADRES	62B	72A	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	62B	72A	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	62B	72A	1111 1111	1111 1111	uuuu uuuu
TRISA	62B	72A	11 1111	11 1111	uu uuuu
TRISB	62B	72A	1111 1111	1111 1111	uuuu uuuu
TRISC	62B	72A	1111 1111	1111 1111	uuuu uuuu
PIE1	62B	72A	0000	0000	uuuu
FIET W	62B	72A	-0 0000	-0 0000	-u uuuu
PCON	62B	72A	0q	uq	uq
PR2	62B	72A	1111 1111	1111 1111	1111 1111
SSPADD	62B	72A	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	62B	72A	0000 0000	0000 0000	uuuu uuuu
ADCON1	62B	72A	000	000	uuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 10-5 for reset value for specific condition.

^{4:} On any device reset, these pins are configured as inputs.

^{5:} This is the value that will be in the port output latch.

10.10 Interrupts

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables or disables all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt flag bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit, which reenables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles, depending on when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit

FIGURE 10-7: INTERRUPT LOGIC



10.10.1 INT INTERRUPT

The external interrupt on RB0/INT pin is edge triggered: either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.13 for details on SLEEP mode.

10.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

10.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

10.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

Example 10-1 stores and restores the W and STATUS registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- Restores the W and PCLATH registers.

EXAMPLE 10-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

```
MOVWF
         W_TEMP
                           ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                           ;Swap status to be saved into W
                           ;bank 0, regardless of current bank, Clears IRP,RP1,RP0
CLRF
         STATUS
MOVWF
                           ;Save status to bank zero STATUS_TEMP register
         STATUS_TEMP
:
:(ISR)
SWAPF
         STATUS_TEMP, W
                           ;Swap STATUS_TEMP register into W
                           ;(sets bank to original state)
MOVWF
         STATUS
                           ; Move W into STATUS register
SWAPF
         W_TEMP, F
                           ; Swap W_TEMP
SWAPF
         W_TEMP,W
                           ;Swap W_TEMP into W
```

10.12 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. The WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 10.1).

The WDT time-out period (TwDT, parameter #31) is multiplied by the prescaler ratio, when the prescaler is assigned to the WDT. The prescaler assignment (assigned to either the WDT or Timer0) and prescaler ratio are set in the OPTION_REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 10-8: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 10-9: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	on C	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0
81h	OPTION_REG	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

10.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC parameter D042).

10.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP capture mode interrupt.
- Special event trigger (Timer1 in asynchronous mode using an external clock. CCP1 is in compare mode).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in slave mode (SPI/I²C).
- 6. USART RX or TX (synchronous slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is

regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device resumes execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, a NOP should follow the SLEEP instruction.

10.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.


Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

FIGURE 10-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

10.14 Program Verification/Code Protection

If the code protection bits have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:

Microchip does not recommend code protecting windowed devices.

10.15 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

10.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three more lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, DS30277.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100X.COM.

11.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 11-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
M	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit
Z	Zero bit
DC	Digit Carry bit
С	Carry bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction

execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 11-2 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DS35008B-page 67

PIC16C62B/72A

TABLE 11-2 PIC16CXXX INSTRUCTION SET

Mnemonic,		Description	Cycles	Or.	14-Bit	Opcode	е	Status	Notes
Operands	4	WWW.TOOX.COM.TW	1	MSb		$V_{1,1,0}$	LSb	Affected	
BYTE-ORIE	ENTED	FILE REGISTER OPERATIONS	MAN A	100	V.C	T.M	V		
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	0.0	0001	0000	0011	Z	
COMF	√f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1 1	00	0100		ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		,
NOP	Mir	No Operation	1	00	0000	0xx0	0000	VI.	
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	sī 1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010		ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	«N 1	0.0	1110	dfff	ffff	G,2-7,2	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FI	LE REGISTER OPERATIONS	TW		W.	- TXV .	00 7	COM.	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF 1	f, b	Bit Set f	1	01	01bb		ffff	CON	1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff	1.0	3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb		ffff	V.COD	3
LITERAL A	ND CO	NTROL OPERATIONS	OM	-<1		-71	W.10	<1 CO	Mr.
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	111.
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	0 -
CALL	- k)	Call subroutine	2	10	0kkk	kkkk	kkkk	100	OM
CLRWDT	1.2	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	∞k\0	Go to address	2	10	1kkk		kkkk	1.100	CON
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z 100	
MOVLW	k .	Move literal to W	- 10	11	00xx			W.In	7 CO
RETFIE	1.	Return from interrupt	2	0.0	0000	0000	1001	100	1.
RETLW	k	Return with literal in W	2	11	01xx		kkkk	111.	V.C
RETURN	14.	Return from Subroutine	2	00	0000	0000	1000	10 10	0 7.
SLEEP	T-VV	Go into standby mode	1V.	00	0000	0110	0011	TO.PD	NY.
SUBLW	k	Subtract W from literal	100_{2} .	11	110x		kkkk	C,DC,Z	00 -
XORLW	k	Exclusive OR literal with W	VOte.	11		kkkk		Z	You
	14.	Exolusive OK illeral will VV	1 100 1	11	1010	LVVVV	VVVV		Ino.

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Instruction Descriptions 11.1

	ADDLW	Add Literal and W
	Syntax:	[<i>label</i>] ADDLW k
-100X.CO	Operands:	$0 \le k \le 255$
W.TO.	Operation:	$(W) + k \to (W)$
W.100 Z C	Status Affected:	C, DC, Z
MM.100X;	Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.
WWW.100		
WWW.IU	ADDWF	Add W and f

ANDWF	SI CON	AND W with f
Syntax:		[label] ANDWF f,d
Operand	ds:	$0 \le f \le 127$ $d \in [0,1]$
Operation	on:	(W) .AND. (f) \rightarrow (destination)
Status A	Affected:	Z
Descrip	tion:	AND the W register with register 'f'. 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is store back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, th result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

Syntax:	[label] ANDLW k	MW
Operands:	$0 \le k \le 255$	
Operation:	(W) .AND. (k) \rightarrow (W)	
Status Affected:	Z	
Description:	The contents of W register AND'ed with the eight bit lither the result is placed in the	teral 'k'.

AND Literal with W

N.100Y.COM.TW

ANDLW

10	BSF	Bit Set f
	Syntax:	[<i>label</i>] BSF f,b
	Operands:	$0 \le f \le 127$ $0 \le b \le 7$
	Operation:	$1 \rightarrow (f < b >)$
	Status Affected:	None
ter.	Description:	Bit 'b' in register 'f' is set.

WWW.100Y.COM.TW

WW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WW.100Y.COM.TW

WWW.100Y.COM.TW

Preliminary © 1999 Microchip Technology Inc. DS35008B-page 69 THEY INDY.COM

PIC16C62B/72A

BTFSS	Bit Test f, Skip if Set	CLRF	Clear f
Syntax:	[label] BTFSS f,b	Syntax:	[label] CLRF f
Operands:	0 ≤ f ≤ 127	Operands:	$0 \le f \le 127$
	0 ≤ b < 7	Operation:	$00h \rightarrow (f)$
Operation:	skip if (f) = 1	WWW.	$1 \rightarrow Z$
Status Affected:	None	Status Affected:	ZCOM
Description:	If bit 'b' in register 'f' is '0', then the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TcY instruction.	Description:	The contents of register 'f' are cleared and the Z bit is set.

.100Y.COM.TW

BTFSC	Bit Test, Skip if Clear	CLRW	Clear W
Syntax:	[label] BTFSC f,b	Syntax:	[label] CLRW
Operands:	0 ≤ f ≤ 127	Operands:	None
	0 ≤ b ≤ 7	Operation:	$00h \rightarrow (W)$
Operation:	skip if $(f < b >) = 0$		1 → Z
Status Affected:	None	Status Affected:	Z WW.100 COM.
Description:	If bit 'b' in register 'f' is '1', then the next instruction is executed. If bit 'b' in register 'f' is '0', then the next instruction is discarded, and a NOP is executed instead, making this a 2Tcy instruction.	Description:	W register is cleared. Zero bit (Z) set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[label] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>	Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{\text{TO}}$
Status Affected:	None		$1 \rightarrow \overline{PD}$
Description:	Call Subroutine. First, return address	Status Affected:	TO, PD
	(PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

	COMF	Complement f	GOTO	Unconditional Branch
	Syntax:	[label] COMF f,d	Syntax:	[label] GOTO k
	Operands:	0 ≤ f ≤ 127	Operands:	$0 \le k \le 2047$
M.100X.CO	Operation:	$d \in [0,1]$ $(\bar{f}) \rightarrow (destination)$	Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
W.1007.	Status Affected:	Z Z Z W TOO Y COM T	Status Affected:	None
MM.100X.C	Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.	Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.
MMM.100				
W V	DECE	Decrement f	INCE	Increment f

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z (0)	Status Affected:	ZW.100 COM.
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction, is executed. If the result is 0, then a NOP is executed instead making it a 2TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2TCY instruction.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW.100Y.CON

PIC16C62B/72A

Syntax: [$label$] IORLW k Operands: $0 \le k \le 255$	
	c 1
Operation: (W) .OR. $k \rightarrow (W)$	
Status Affected: Z	
Description: The contents of the W register is OR'ed with the eight bit literal 'k'. result is placed in the W register.	The
IOPWE Inclusive OP W with f	

Move Literal to W
[label] MOVLW k
$0 \le k \le 255$
$k \rightarrow (W)$
None
The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

.100Y.COM.TW

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	0 ≤ f ≤ 127
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

MOVF	Move f	WWW.1001
Syntax:	[label] MOVF f,d	WW W. LOOS
Operands:	$0 \le f \le 127$ $d \in [0,1]$	WWW
Operation:	$(f) \rightarrow (destination)$	WWW
Status Affected:	Z OV.CO	WWW.
Description:	The contents of register f a destination dependant g tus of g . If g = 0, destination ister. If g = 1, the destination register g itself. g = 1 is us file register since status g affected.	upon the sta- on is W reg- ion is file eful to test a

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
	Syntax: Operands: Operation: Status Affected:

WW.100Y.COM.TW

.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw ,100Y.COM.TW

← C ← Register f

	RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
	Syntax:	[label] RETFIE	Syntax:	[label] RLF f,d
COM	Operands:	None	Operands:	$0 \le f \le 127$ $d \in [0,1]$
N.100X.COM.	Operation:	$TOS \rightarrow PC$, $1 \rightarrow GIE$	Operation:	See description below
W.100Y.COM	Status Affected:	None	Status Affected:	C
MM.100X.CO			Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

Syntax:			Rotate Right f through Carry
Cyrnan.	[label] RETLW k	Syntax:	[label] RRF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127
Operation:	$k \rightarrow (W);$		d ∈ [0,1]
	$TOS \rightarrow PC$	Operation:	See description below
Status Affected:	None	Status Affected:	CIN.
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.	Description:	The contents of register 'f' are rotate one bit to the right through the Carr Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
			C Register f

RETURN	Return from Subroutine	SLEEP	
Syntax:	[label] RETURN	Syntax:	[label] SLEEP
Operands:	None	Operands:	None
Operation:	TOS → PC	Operation:	$00h \rightarrow WDT$,
Status Affected:	None		$0 \rightarrow \frac{\text{WDT prescaler}}{\text{max}}$
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS)		$ \begin{array}{c} 1 \to \overline{TO}, \\ 0 \to \overline{PD} \end{array} $
	is loaded into the program counter.	Status Affected:	TO, PD
	This is a two cycle instruction.	Description:	The power-down status bit, \overline{PD} is cleared. Time-out status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared.
	勝 特 力 材 料 886-3-57531 胜特力电子(上海) 86-21-54151 胜特力电子(深圳) 86-755-8329 Http://www.100y.com.tw	736 8787	The processor is put into SLEEP mode with the oscillator stopped. See Section 10.13 for more details.

WWW.100Y.C **Preliminary** © 1999 Microchip Technology Inc. DS35008B-page 73 TEXTEN 100X.COM

WW.100Y.COM.TW

PIC16C62B/72A

		N COM.
	SUBLW	Subtract W from Literal
	Syntax:	[label] SUBLW k
.0	Operands:	$0 \le k \le 255$
100 Y.CC	Operation:	$k - (W) \rightarrow (W)$
N. Jony.C	Status Affected:	C, DC, Z
W.1007.	Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.

XOR'ed with the eight bit literal 'k'.	XORLW	Exclusive OR Literal with W
$ \begin{array}{ll} \text{Operation:} & (\text{W}) \ . \text{XOR. k} \rightarrow (\text{W}) \\ \text{Status Affected:} & Z \\ \text{Description:} & \text{The contents of the W register are} \\ \text{XOR'ed with the eight bit literal 'k'.} \\ \text{The result is placed in the W register} \\ \end{array} $	Syntax:	[<i>label</i>] XORLW k
Status Affected: Z Description: The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis	Operands:	$0 \le k \le 255$
Description: The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis	Operation:	(W) .XOR. $k \rightarrow (W)$
XOR'ed with the eight bit literal 'k'. The result is placed in the W regis	Status Affected:	Z
	Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.

W.100Y.COM.TW

SUBWF	Subtract W from f	XORWF
Syntax:	[label] SUBWF f,d	Syntax:
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:
Operation:	(f) - (W) \rightarrow (destination)	Operation:
Status Affected:	C, DC, Z	Status Affected Description:
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	
SWAPF	Swap Nibbles in f	

XORW	/F	Exclusive OR W with f
Syntax	c: ****	[<i>label</i>] XORWF f,d
Opera	nds: 🕠	$0 \le f \le 127$ $d \in [0,1]$
Opera	tion:	(W) .XOR. (f) \rightarrow (destination)
Status	Affected:	Z
Descri	ption:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

	1, the result is stored back in register 'f'.
SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), \ (f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

VWW.100Y.COM.TW

Y.COM.TW

12.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB™ IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER®/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL®
 - KEELOQ®

12.1 MPLAB Integrated Development Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:
- Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw MPLAB allows you to:

- · Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

12.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

12.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

12.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

12.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

12.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

12.8 **ICEPIC**

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

PIC16C62B/72A

12.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

12.11 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

12.13 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with

the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcon-PIC17C752, trollers. including PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

12.17 <u>SEEVAL Evaluation and Programming</u> System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.18 <u>KeeLoo Evaluation and Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

Http://www.100y.com.tw

DEVELOPMENT TOOLS FROM MICROCHIP TABLE 12-1:

	PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	PIC16C7X	PIC16C7XX	PIC16C8X	PIC16F8XX	PIC16C9XX	PIC17C4X	PIC17C7XX	PIC18CXX2	93CXX SECXX/ SECXX/	нсеххх	WCKEXXX	WCP2510
MPLAB™ Integrated Development Environment	NV		W.)	1.70	100	1.70			OM	77.	TV	N.W	>	>			W	W
MPLAB™ C17 Compiler	W	1.3	10	05	Y.	CC		V.	T		-1	>	>			Z	N N	N.
MPLAB™ C18 Compiler	11	00	03	C	CC		1.	T	N	ĺ				1		V	N.	1
MPASM/MPLINK	1	1	1	>	1	1	2	>	> [>	>	1	1	112	1	1	10	00
MPLAB TM -ICE	Z	<u>`</u>	Q	>	>	**>	\ \ \	>	>	>	Y	0	Ż	01	1.1	10	05	V.
PICMASTER/PICMASTER-CE	Ś	2	>	1	>	V	>	>	>	V	1	7	\	1.1	00°	01	V.C	CO
ICEPIC™ Low-Cost In-Circuit Emulator	\ \	1.7	*	N W	,		>	>				N.1	176	005	Y.	CC		ZA Z
MPLAB-ICD In-Circuit Debugger	LTW.	N TW	Ń	*,	Ą	WW	*	WWW.	WW.10	VI.100	V.100Y.	100X.C	ov.co	COM-	COM.T	OM.TV	T.TW	TW
PICSTART®Plus Low-Cost Universal Dev. Kit	>	`	*		W	**	1.10	190	0¥.	V.C		Ožų	M.	TV.		V		
PRO MATE [®] II Universal Programmer	MA	WW.	WW.	×1	1.700	10*)	00 X C	y.ÇO	.con	$o_{M_{i,j}}$	MIT	TW	W	,	>	>	W	WW
SIMICE	>	N.	>	0	X	C	0	V.	J	I.	N CS					V		11
PICDEM-1	N.	70	>	V.V	S	O	1	[.T	V V	N		>		V	N		V	67.1
PICDEM-2	70		Į.(<u></u>)]	M	+	V	Ń				V	4.4	N	V .	.10	00
PICDEM-3) X	Z.C	C)]	V.	T					>	7		7	N.	.19	0	V
PICDEM-14A	C			1.	T	N					V		Y	7	0	0	I. X	C
PICDEM-17	0	M	1.	T	N	Į .			1	V	N	V		10)0 1	Į.(C	
KEELoo® Evaluation Kit	N	1								7		1.1	10	2	Z.	010		M
KEELog Transponder Kit	.7						5			7		00	01	2	3C	012	1.	T
microlD™ Programmer's Kit	5					7				11 11	90),),	C		M	1.	11	N
125 kHz microlD Developer's Kit	. *			7					16	00	Y.		0		.\ \	Z	31	
125 kHz Anticollision microlD Developer's Kit				N	W	NN	N.19	700	ON.	Y.C		ON	M.	TY			^	
13.56 MHz Anticollision microlD Developer's Kit	V	W	W	NV	N.1	.100	00)	N.C		ON	M		[W				>	
MCP2510 CAN Developer's Kit	V	N	N .	.1	0	Y		0		() ()	L	V	T					>

Contact the Microchip rechinology inc. were site at www.

** Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

PIC16C62B/72A

WWW.100Y.COM

WWW.100Y.COM.TW

NOTES:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100

WWW.100Y.COM.T

100Y.COM.TW

WWW.100Y.CON

WWW.II

W.100Y.COM.TW

13.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

	Ambient temperature under bias	55°C to +125°C
oov.C	Storage temperature	-65°C to +150°C
W.100 -	Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
W.1007.	Voltage on VDD with respect to Vss	0.3V to +7.5V
100Y	Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
100	Voltage on RA4 with respect to Vss	0V to +8.5V
WW.	Total power dissipation (Note 1)	1.0W
MMM.To.	Maximum current out of Vss pin	300 mA
WW.1	Maximum current into VDD pin	250 mA
W.	Input clamp current, liκ (Vi < 0 or Vi > VDD)	±20 mA
W. A.	Output clamp current, loκ (Vo < 0 or Vo > VDD)	±20 mA
MM	Maximum output current sunk by any I/O pin	25 mA
WW	Maximum output current sourced by any I/O pin	25 mA
WV	Maximum current sunk by PORTA and PORTB (combined)	200 mA
-XI	Maximum current sourced by PORTA and PORTB (combined)	200 mA
N	Maximum current sunk by PORTC	200 mA
	Maximum current sourced by PORTC	200 mA
4		

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)

2: Voltage spikes below Vss at the $\overline{\text{MCLR/VPP}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR/VPP}}$ pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 13-1: PIC16C62B/72A-20 VOLTAGE-FREQUENCY GRAPH







FIGURE 13-2: PIC16LC62B/72A AND PIC16C62B/72A/JW VOLTAGE-FREQUENCY GRAPH







特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

100Y.COM.TW

WWW.1007

EW.100Y.COM.TW

13.1 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended) PIC16C62B/72A-20 (Commercial, Industrial, Extended)

DC CHA	RACTE	RISTICS	Standar Operatir				≤ Ta ≤ +85°C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001 D001A	VDD	Supply Voltage	4.0 4.5 VBOR*	VI.IV	5.5 5.5 5.5	V V V	XT, RC and LP osc mode HS osc mode BOR enabled (Note 7)
D002*	VDR	RAM Data Retention Voltage (Note 1)	N.C.C.	1.5	N _	V	M.M.M.TOO.Y.COW.T.A.
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	100 Y.C	Vss	TW	V	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	V.CO	W . T.	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	ov.C	4.35	٧	BODEN bit set
D010	IDD	Supply Current (Note 2, 5)	MM.	2.7	5	mA	XT, RC osc modes FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013	100Y.	COM.TW	WAN	10	20	mA	HS osc mode Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021B	IPD	Power-down Current (Note 3, 5)	MA	10.5 1.5 1.5 2.5	42 16 19 19	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled,-40°C to +85°C VDD = 4.0V, WDT disabled, 0°C to +70°C VDD = 4.0V, WDT disabled,-40°C to +85°C VDD = 4.0V, WDT disabled,-40°C to +125°C
D022* D022A*	Δlwdt Δlbor	Module Differential Current (Note 6) Watchdog Timer Brown-out Reset	- 1	6.0 TBD	20 200	μΑ μΑ	WDTE BIT SET, VDD = 4.0V BODEN bit set, VDD = 5.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will perform a brown-out reset when VDD falls below VBOR.

13.2 DC Characteristics: PIC16LC62B/72A-04 (Commercial, Industrial)

DC CHA	RACTE	RISTICS	Standar Operatir				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	VDD	Supply Voltage	2.5 VBOR*	- -	5.5 5.5	V	LP, XT, RC osc modes (DC - 4 MHz) BOR enabled (Note 7)
D002*	VDR	RAM Data Retention Voltage (Note 1)	M-T	1.5	- 1	V	.100X.COM.T.
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	COM Ozr.	Vss	-	VV	See section on Power-on Reset for details
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	M.TV	- -	V/ms	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set) See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	OM:	4.35	V	BODEN bit set
D010	IDD	Supply Current (Note 2, 5)	100X	2.0	3.8	mA	XT, RC osc modes Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A	COM	TW WW.	N.100	22.5	48	μΑ	LP OSC MODE FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	IPD (Power-down Current (Note 3, 5)	W.10	7.5 0.9 0.9	30 5 5	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D022* D022A*	Δlwdt Δlbor	Module Differential Current (Note 6) Watchdog Timer Brown-out Reset	MMA.	6.0 TBD	20 200	μΑ μΑ	WDTE BIT SET, VDD = 4.0V BODEN bit set, VDD = 5.0V

^{*} These parameters are characterized but not tested.

- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will perform a brown-out reset when VDD falls below VBOR.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1998 Microchip Technology Inc. Preliminary DS35008B-page 85

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DC CHARACTERISTICS

13.3 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended)

PIC16C62B/72A-20 (Commercial, Industrial, Extended)

PIC16LC62B/72A-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial

 $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended

Operating voltage VDD range as described in DC spec Section 13.1

and Section 13.2

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
Y.Co.	WT	Input Low Voltage	TIM		11/1/	-x1 10	Dr. OM.Th
	VIL	I/O ports	Olar.		WV	111	MY.COMETW
D030 D030A	MI	with TTL buffer	Vss Vss	W	0.15VDD 0.8V	V V	For entire VDD range 4.5V ≤ VDD ≤ 5.5V
D031	ONE	with Schmitt Trigger buffer	Vss	TV.	0.2VDD	V	100Y.CON.TW
D032	CO_{M_T}	MCLR, OSC1 (in RC mode)	Vss	-11	0.2VDD	V	V. CONT. TW
D033	.CON	OSC1 (in XT, HS and LP modes)	Vss	M.TV	0.3VDD	V	Note1
14	Y.CU	Input High Voltage	JOY.CO	TIL		11/	1100Y. OM.TW
	VIH	I/O ports	ON C	DIAT.	CW		MM. TONY. COME THE
D040	10 1.	with TTL buffer	2.0	O _{ZV}	VDD	V	4.5V ≤ VDD ≤ 5.5V
D040A	100X	COM.TW WWY	0.25VD D + 0.8V	COM	Vdd	V	For entire VDD range
D041	100	with Schmitt Trigger buffer	0.8VDD		VDD	V	For entire VDD range
D042	100	MCLR	0.8VDD	17.0	VDD	V	M. 1007.
D042A	W.r.	OSC1 (XT, HS and LP modes)	0.7VDD	MY.C	VDD	NV	Note1
D043	MM^{-7}	OSC1 (in RC mode)	0.9VDD	~~ ~	Vdd	V	MAIN. TOON COM
A.	WW.	Input Leakage Current (Notes 2, 3)	WWW.	1007	COM	WI	MMM.Toox.CO
D060	liL.	I/O ports	M-M.	N.100	1.±1	μА	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061	MAN	MCLR, RA4/T0CKI	1/1	11 to	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	WW	OSC1	-7117	NN.	±5	μА	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc modes
D070	IPURB	PORTB weak pull-up current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
D080	Vol	Output Low Voltage I/O ports	-	N.W	0.6	CON	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the device be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial

 -40°C $\leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial

-40°C ≤ TA ≤+125°C for extended Operating voltage VDD range as described in DC spec Section 13.1

and Section 13.2

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
M.T.W		WWW.100X.COM.T	- N	W	0.6	VV	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C
D083	N «N	OSC2/CLKOUT (RC osc mode)	IM-	- 17	0.6	00A	IOL = 1.6 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$
	LM	MMM.1007.COV	W.TW	-	0.6	100	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
COAx	TW	Output High Voltage	WT		MM	100	Y.C. TIN
D090	Voн	I/O ports (Note 3)	VDD-0.7	-	WW	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C
OY.CU	om.T	M.M.M.100X.	VDD-0.7		W.	V	IOH = -2.5 mA, VDD = 4.5 V, -40 °C to $+125$ °C
D092	OM.	OSC2/CLKOUT (RC osc mode)	VDD-0.7	TW	-	V	IOH = -1.3 mA, VDD = 4.5 V, -40 °C to $+85$ °C
	CO_{N_T}	TW WWW.100	VDD-0.7	LTW	- J	V	IOH = -1.0 mA, $VDD = 4.5V$, $-40^{\circ}C$ to $+125^{\circ}C$
D150*	VOD	Open-Drain High Voltage	00x.	Maria	8.5	V	RA4 pin
VW.10	M.C.	Capacitive Loading Specs on Output Pins	100Y.C	$_{ m OM}$. $^{ m T}$		N.	WW.100X.COM.TW
D100	Cosc ₂	OSC2 pin	N.100X.	CON	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	Сю	All I/O pins and OSC2 (in RC mode)	100,	Y.CO	50	pF	WWW.100X.COM.TV
D102	Cb	SCL, SDA in I ² C mode	W	M-Ca	400	pF	WWW.TOOX.CO.T.T

These parameters are characterized but not tested.

DC CHARACTERISTICS

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the device be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

13.4 **AC (Timing) Characteristics**

1. TppS2ppS

TIMING PARAMETER SYMBOLOGY 13.4.1

The timing parameter symbols have been created following one of the following formats:

2. TppS	WWW.ICONI.COM	4. Ts	(I ² C specifications only)
E T Fre	quency	T	Time

3. Tcc:st (I²C specifications only)

	case istists (PP) and mon modumings.		
рр	TW WWW.100Y.Co.	TTI	WW. TIOOY.COM.TW
cc	CCP1	osc	OSC1
ck	CLKOUT	rd	RD COM
cs	CS N N N N 100 Y.	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS WWW. MOY. CO.
dt	Data in	t0	T0CKI
io	I/O port	Nt1	T1CKI COMMON COMPON COM
mc	MCLR	wr	WR

S	ON CONTRACT WWW	. ON COL	WWW.100X.CO.
FW.10	Fall	(P)	Period
Н	High	N.100 ROM	Rise
NI.	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only		IMM.T.CO	
AA	output access	High	High
BUF	Bus free	Low	Low

CC HD	Hold 100Y.COM.TW	SU Setup	
ST	W. W. 100X.COM.TV	MA 100 F. CON'LA MANN'100 F. OW')	
DAT	DATA input hold	STO STOP condition	
STA	START condition	W WW. 100Y. COM. TW WWW. 100Y CO.	
	MMM: FOUN COM	TW WWW.100X.CO. TW WWW.100X.CO.	
	M.M. Too COM	TW WWW.100Y.CO	
	VV 100 X CO	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736	
	W 1, 100 x.	胜特力电子(上海) 86-21-54151736	

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

13.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 13-1 apply to all timing specifications unless otherwise noted. Figure 13-4 specifies the load conditions for the timing specifications.

TABLE 13-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC





FIGURE 13-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1998 Microchip Technology Inc. Preliminary DS35008B-page 89

PIC16C62B/72A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

13.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 13-5: EXTERNAL CLOCK TIMING




TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A C	Fosc	External CLKIN Frequency	DC	TT	4	MHz	RC and XT osc modes
	OM.	(Note 1)	DC	- XV	4	MHz	HS osc mode (-04)
	COM	III W 1003	DC	$N_{\mathcal{T}_{A}}$	20	MHz	HS osc mode (-20)
		1.TW WW 100	DC	N I TV	200	kHz	LP osc mode
	Y.CO	Oscillator Frequency	DC	TI	N 4	MHz	RC osc mode
	V CC	(Note 1)	0.1	$O_{\overline{M_1}}$	4	MHz	XT osc mode
	0 7.	DW.I.	4	$CG_{\overline{M}}$.	20	MHz	HS osc mode
	001.	ON.TH W	5	MODE	200	kHz	LP osc mode
	Tosc	External CLKIN Period	250		(II)	ns	RC and XT osc modes
	. 007	(Note 1)	250	V.Co.	WT	ns	HS osc mode (-04)
	1.700	COM.	50	-CC		ns	HS osc mode (-20)
	N.100	COMIT	5	00 - 7 C	OV_{T}	μs	LP osc mode
	- XI 10	Oscillator Period (Note 1)	250	00.	-0 4 1.1	ns	RC osc mode
	1111		250	100 Y.	10,000	ns	XT osc mode
	WW.		250	- 02	250	ns	HS osc mode (-04)
	TANIN		50	N.70	250	ns	HS osc mode (-20)
	N Y	1.100 Y. COM. TW	5	W-100	70	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	XX 10	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High	100	N T	00±0,	ns	XT oscillator
	TosH	or Low Time	2.5	TAN.	C	μs	LP oscillator
	NA.	MW.100 T. COM: I	15	WW	100	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise	-		25	ns	XT oscillator
	TosF	or Fall Time	-	MIN.	50	ns	LP oscillator
		WWW. TOW. COM	_	W	15	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DS35008B-page 91

FIGURE 13-6: CLKOUT AND I/O TIMING




TABLE 13-3: CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_ <	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑	N -	75	200	ns	Note 1	
12*	TckR	CLKOUT rise time		35	100	ns	Note 1	
13*	TckF	CLKOUT fall time	L.A	35	100	ns	Note 1	
14*	TckL2ioV	CLKOUT ↓ to Port out valid		TVL	_1	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑		Tosc + 200		M. Ju	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑		0	_	ANTAL ST	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		W.T.	50	150	ns	OM
18*	TosH2iol	OSC1↑ (Q2 cycle) to Port	PIC16CXX	100	_	W -	ns	OM.TY
18A*	W.100Y	input invalid (I/O in hold time)	PIC16LCXX	200	_	THE STATE OF THE S	ns	COM.T
19*	TioV2osH	Port input valid to OSC11 (I/O in setup time)	0	_	1	ns	" COM.
20*	TioR	Port output rise time	PIC16CXX	.00	10	40	ns	O.Y.C.
20A*	MW.Iu	COM	PIC16LCXX	A'COM		80	ns	on Y.Co.
21*	TioF	Port output fall time	PIC16CXX	~ (*O M	10	40	ns	COL
21A*	MW.	100Y.COM.TW	PIC16LCXX	-0V	. <u> </u>	80	ns	100 - CO
22††*	Tinp	INT pin high or low time	MM.	TCY	1	_ \	ns	11001
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	7	W -	ns	TIONY.C


^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††}These parameters are asynchronous events not related to any internal clock edge.

FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TIMER TIMING**



BROWN-OUT RESET TIMING FIGURE 13-8:




TABLE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	M.M	10 ×	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillator Start-up Timer Period		1024 Tosc	1.100	.co	Tosc = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT reset	_	4/1	2.1	μs	OM.TW WW
35	Твок	Brown-out Reset Pulse Width	100	_//	TXN.	μs	VDD ≤ BVDD (D005)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. WWW.100Y.COM

T0CKI T10SO/T1CKI TMR0 or TMR1 Note: Refer to Figure 13-4 for load conditions.

FIGURE 13-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 13-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	N W	Characteristic	I.CO.	Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse W	/idth	No Prescaler	0.5Tcy + 20		1 (#J)	ns	Must also meet
	COM	-XX		With Prescaler	10	W.	-00	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	idth	No Prescaler	0.5Tcy + 20	- T V	1.700	ns	Must also meet
	any.Com	WTI		With Prescaler	10	N.Z.	∠ □ ()	ns	parameter 42
42*	Tt0P			No Prescaler	Tcy + 40	4	44.	ns	CO" TW
	100 Y.C.			With Prescaler	Greater of: 20 or TCY + 40 N	W		ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, P	rescaler = 1	0.5Tcy + 20	-4/	-	ns	Must also meet
	N.100	COM	Synchronous,	PIC16CXX	15	- <	141	ns	parameter 47
	W.100Y	COM.TV	Prescaler = 2,4,8	PIC16LCXX	25	-	- TXN	ns	OOY.COM.
	100	WT.M	Asynchronous	PIC16CXX	30	_	7	ns	
	MAN	V.COMP	V	PIC16LCXX	50	_	4	ns	100 X.C
46*	Tt1L	T1CKI Low Time Synchronous		rescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
		$T.MO^{T}$	Synchronous,	PIC16CXX	15	_	_	ns	parameter 47
		WWW.100Y.COM	Prescaler = 2,4,8	PIC16LCXX	25	_	_ <	ns	W.1007.
			Asynchronous	PIC16CXX	30		_	ns	100X.Cc
	N.			PIC16LCXX	50	- -	_	ns	MM. Too
47*	Tt1P	T1CKI input period	Synchronous	PIC16CXX	GREATER OF: 30 OR <u>TCY + 40</u> N	TW	_	ns	N = prescale value (1, 2, 4, 8)
	WV	M.100X.CC	OM.TW	PIC16LCXX	GREATER OF: 50 OR <u>TCY + 40</u> N	M.TY	Í (XÍ	4	N = prescale value (1, 2, 4, 8)
	1	1007.	Asynchronous	PIC16CXX	60	M.	_	ns	. M.100
	V	MAN. OUX.	M. OOX.COM. TA		100	- 	(A)	ns	11 11
	Ft1	Timer1 oscillator inp (oscillator enabled b			DC DC	ON.	200	kHz	WWW
48	TCKEZtmr1	Delay from external	clock edge to time	er increment	2Tosc	$C\overline{\Omega}_{\Sigma}$	7Tosc	N —	WWW

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-10: CAPTURE/COMPARE/PWM TIMINGS




TABLE 13-6: CAPTURE/COMPARE/PWM REQUIREMENTS

Param No.	Sym	M.TW	Characteristi	cov.com.T	Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 input low time	No Prescaler		0.5Tcy + 20	TXX	Marie	ns	OM.
MM.100	OY.C		With Prescaler	PIC16CXX	10	11	ап 1	ns	
	.Vo			PIC16LCXX	20	4	N <u>* </u>	ns	TIM
51* T	TccH	CCP1 input high time	No Prescaler		0.5TCY + 20	-31	MAN	ns	COM
	1003		With Prescaler	PIC16CXX	10		- 1	ns	COM.
	. 100			PIC16LCXX	20	_ `	N A.	ns	T. OM.T.
52*	TccP	CCP1 input perio	d	WW.100Y.C	3Tcy + 40 N	_	VEN	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 output rise	time	PIC16CXX	TIME	10	25	ns	001. OM
	MW.	COM.		PIC16LCXX		25	45	ns	100 Y.Co
54*	TccF	CCP1 output fall time		PIC16CXX	COA	10	25	ns	. CON
	NA .			PIC16LCXX	J. CHAT.	25	45	ns	N.100

These parameters are characterized but not tested.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

SS SCK (CKP = 0)78 SCK (CKP = 1)79 80 SDO MSb BIT6 LSb 75, 76 SDI MSb IN BIT6 LSb IN 74 Refer to Figure 13-4 for load conditions. Note:

FIGURE 13-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 13-7: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characterist	tic CONT	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	ut 100 Y.CO	Tcy	AN V	WW.	ns	COWIL
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		N V	ns	1 COM.1
71A	-100 Y.C	(slave mode)	Single Byte	40	_	V 41	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	MAN	ns	07.00
72A	W.100	(slave mode)	Single Byte	40	_		ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	CO 100	_	N	ns	100X.CON	
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	1.5Tcy + 40	N —	-<	ns	Note 1	
74	TscH2diL, TscL2diL	Hold time of SDI data inpu	t to SCK edge	100	CN.	_	ns	M.100X.C
75	TdoR	SDO data output rise time	PIC16CXX	COMP.	10	25	ns	M. OOK
		1001. COW.I.A.	PIC16LCXX	Too -CON	20	45	ns	MM. Inc.
76	TdoF	SDO data output fall time	W	1.100x.	10	25	ns	W.100
78	TscR	SCK output rise time	PIC16CXX	1001.00	10	25	ns	N 100
	V	(master mode)	PIC16LCXX	M. W. C.	20	45	ns	MM
79	TscF	SCK output fall time (maste	SCK output fall time (master mode)		10	25	ns	MM
80	TscH2doV,	SDO data output valid	PIC16CXX	WW.100	-ON	50	ns	
	TscL2doV	after SCK edge	PIC16LCXX	100x	-01	100	ns	N V

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 13-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)




TABLE 13-8: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteri	stic	Min	Typ†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	W	ns	W.Co.
71A	W.100 r.	(slave mode)	Single Byte	40	_	-31	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_		ns	1 CO
72A	100	(slave mode)	Single Byte	40	_		ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data is edge	nput to SCK	100		-1	ns	1.100X.C
73A	Тв2в	Last clock edge of Byte1 edge of Byte2	to the 1st clock	1.5Tcy + 40	LM.	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data in	out to SCK edge	100	VT.	_	ns	VW.100Y
75	TdoR	SDO data output rise	PIC16CXX	1 100x.	10	25	ns	100
	WW	time	PIC16LCXX	1007.00	20	45	ns	NN '' 10
76	TdoF	SDO data output fall time	ej wy	M. Far.C	10	25	ns	MM.
78	TscR	SCK output rise time	PIC16CXX	NW.Too	10	25	ns	WW.
	11/	(master mode)	PIC16LCXX	100 1.	20	45	ns	Www
79	TscF	SCK output fall time (ma	ster mode)	1111	10	25	ns	N V
80	TscH2doV,	SDO data output valid	PIC16CXX	M.M. 700.	CO	50	ns	MM.
	TscL2doV	after SCK edge	PIC16LCXX	WWW.I	V.C	100	ns	WW
81	TdoV2scH, TdoV2scL	SDO data output setup t	o SCK edge	Tcy	0 \(\overline{\chi}\).C	ON.	ns	W

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

SS SCK (CKP = 0)78 SCK (CKP = 1)79 80 MSb LSb SDO 75, 76 BIT6 LS_b IN MSb IN 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Refer to Figure 13-4 for load conditions. Note: Http://www.100y.com.tw

FIGURE 13-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE 13-9: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteris	tic COM	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	out CO	Tcy	W		ns	COM.TW
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_//	-111	ns	COM
71A	. JONY.C	(slave mode)	Single Byte	40	-1	1 1 .	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	WW	ns	O.Y.Co.
72A	W.100 r.	(slave mode)	Single Byte	40	_	- 	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	out to SCK edge	CO 100	_	N	ns	100X.COM
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	o the 1st clock	1.5Tcy + 40	(-	-<	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inpu	it to SCK edge	100		_	ns	M.1007.C
75	TdoR	SDO data output rise time	PIC16CXX	TON.	10	25	ns	W. To
	MAN	100Y.	PIC16LCXX	100 r.	20	45	ns	WW.100 1.
76	TdoF	SDO data output fall time	MA	1007.	10	25	ns	100
77	TssH2doZ	SS↑ to SDO output hi-imp	edance	10	77	50	ns	100
78	TscR	SCK output rise time	PIC16CXX	W.10-C	10	25	ns	WWW
	1111	(master mode)	PIC16LCXX	V. 100	20	45	ns	WW.M
79	TscF	SCK output fall time (mast	er mode)	7001.	10	25	ns	- TW.
80	TscH2doV,	SDO data output valid	PIC16CXX	1007		50	ns	MA
	TscL2doV	after SCK edge	PIC16LCXX	MMM.	CO	100	ns	MMM
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	ATW	1.5Tcy + 40	V.€C	OM:	ns	MM

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 13-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)




TABLE 13-10: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)


Param. No.	Symbol	Characteri	stic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑	input TcY		_	NAN	ns	N.COM.T
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	<u> </u>	ns	n_{1} COM
71A	W. FOOT	(slave mode)	Single Byte	40	_	N.	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	-1	ns	100X.CO
72A	VIVI.100	(slave mode)	Single Byte	40	N-	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte edge of Byte2	1 to the 1st clock	1.5Tcy + 40	W		ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data in	put to SCK edge	100	T	_	ns	MM.1007.
75	TdoR	SDO data output rise	PIC16CXX	11007	10	25	ns	W.100
	WWW	time	PIC16LCXX	100X.Co	20	45	ns	100
76	TdoF	SDO data output fall tim	ie i	M. T.CC	10	25	ns	WWW
77	TssH2doZ	SS↑ to SDO output hi-ir	npedance	10 C	$O\overline{M}_{I}$.	50	ns	WWW.I
78	TscR	SCK output rise time	PIC16CXX	W. Mu	10	25	ns	T.WW.T
	W	(master mode)	PIC16LCXX	1 100 X	20	45	ns	W.
79	TscF	SCK output fall time (ma	aster mode)	NW - 1003	10	25	ns	MW.
80	TscH2doV,	SDO data output valid	PIC16CXX	MAN W.	V.CU	50	ns	MMA
	TscL2doV	after SCK edge	PIC16LCXX	A. Joo	-TC	100	ns	WW
82	TssL2doV	SDO data output valid	PIC16CXX	W - W 10	10 F.	50	ns	1
		after SS↓ edge	PIC16LCXX	MA.	007.	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	COM.TW	1.5Tcy + 40	700 J	1 CO	ns	N N

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

WWW.100Y.COM.TW

FIGURE 13-15: I²C BUS START/STOP BITS TIMING



Parameter No.	Sym	Charac	teristic	Min	Ty p	Max	Unit	Conditions
90*	Tsu:sta	START condition	100 kHz mode	4700	_	=1	ns	Only relevant for repeated
	WIIM	Setup time	400 kHz mode	600	_	74	· IV	START condition
91*	THD:STA	START condition	100 kHz mode	4000	_	7/	ns	After this period the first clo
	O_{MT}	Hold time	400 kHz mode	600		-	MIN	pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	4700	J —	_	ns	M. To. COM.
	COM.	Setup time	400 kHz mode	600	_	_	-18	W.100 COM.
93	THD:STO	STOP condition	100 kHz mode	4000	<u> </u>	_	ns	1001. COW.I.A.
	A'COM,	Hold time	400 kHz mode	600	W	_	W	W TIOOY.CO TITY

WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

Preliminary © 1998 Microchip Technology Inc. DS35008B-page 99

WWW.100Y.COM.TW These parameters are characterized but not tested. MMM.100 WWW.100Y.COM

FIGURE 13-16: I²C BUS DATA TIMING




TABLE 13-12: I²C BUS DATA REQUIREMENTS

Param. No.	Sym	Characte	eristic	Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	WA	μs	Device must operate at a minimum of 1.5 MHz
	CO_{M}	IN MMA	400 kHz mode	0.6	-41	μs	Device must operate at a minimum of 10 MHz
	Con	LM MM	SSP Module	1.5TcY	_ 1		1007. OM.TW
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
	00 Y.CO	M.TW W	400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
	1001	MITH	SSP Module	1.5TcY			MAIN TOOM.
102*	TR	SDA and SCL rise	100 kHz mode	TIME	1000	ns	1001. OM.T.
	1,100Y.	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall	100 kHz mode	10 X X	300	ns	M. 1001.
	M.100	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	WIT!	μs	Only relevant for repeated
	MW.L	setup time	400 kHz mode	0.6	- T	Mμs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	0π .	μs	After this period the first clock
	W V	time	400 kHz mode	0.6	· OAA	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0		ns	WW. 1007.
		A.T. COM.	400 kHz mode	0	0.9	μs	WW 100Y
107*	TSU:DAT	Data input setup time	100 kHz mode	250	o co	ns	Note 2
	MAN	M 1007.	400 kHz mode	100	-	ns	W.100
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	O.Fr.	μs	10
		time	400 kHz mode	0.6	OV.C	μs	W WWW.
109*	TAA	Output valid from	100 kHz mode	W. N.	3500	ns	Note 1
		clock	400 kHz mode	W	$10\sigma_{X}$.	ns	7.11
110*	TBUF	Bus free time	100 kHz mode	4.7	4700	μs	Time the bus must be free
		MMM. TOOX.C	400 kHz mode	1.3	100	μs	before a new transmission can start
	Cb	Bus capacitive loading	COM	- NIX	400	pF	TW WW

^{*} These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

TABLE 13-13: A/D CONVERTER CHARACTERISTICS:

PIC16C72A-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C72A-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC72A-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Charac	cteristic	Min	Typt	Max	Units	Conditions
A01	NR	Resolution	.COM.TW	-W.	W.100Y	8-bits	bit	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A02	EABS	Total Absolute erro	N.COM.TW	- W	M100	< ± 1	LSB	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A03	EIL	Integral linearity er	ror COM.	_ `	MM4.10	< ± 1	LSB	$VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$
A04	EDL	Differential linearity	error error	- N	MATAN.	< ± 1	LSB	$VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$
A05	EFS	Full scale error	N.100Y.COM		MANN.	1 < ± 1	LSB	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A06	EOFF	Offset error	M.100X.CON	WT.N	MAL	< ± 1	LSB	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A10	OM	Monotonicity	NAN-TOOX-CO	MIT	guaranteed (Note 3)	NW.TOON	, CO	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage	W.1001.	2.5V	_ ~	VDD + 0.3	V	M.I
A25	VAIN	Analog input voltag	je	Vss - 0.3	_ 1	VREF + 0.3	٧	ON IN
A30	ZAIN	Recommended im analog voltage sou		COMIT	W -	10.0	kΩ	COM.TW
A40	IAD	A/D conversion	PIC16CXX	W.	180		μΑ	Average current con-
M. 1	00Y.	current (VDD)	PIC16LCXX	ON COM	90	N. V	μΑ	sumption when A/D is on. (Note 1)
A50	IREF	VREF input current	(Note 2)	10 ON	M.TW M.TW OM.TW	1000	μA μA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 9.1.
W	NW.	LOOY.COM.TY	N WW	W.100Y.	COM.TV	N		During A/D conversion cycle

^{*} These parameters are characterized but not tested.


Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

- 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
- 3: The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 13-17: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 13-14: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic	WWW	Min	Typ†	Max	Unit s	Conditions
130	TAD	A/D clock period	PIC16CXX	1.6	1 COM	TV.	μs	Tosc based, VREF ≥ 3.0V
	W.1	0.00	PIC16LCXX	2.0	-1 - 0]	1	μs	Tosc based, VREF full range
		OOY.COM.TW	PIC16CXX	2.0	4.0	6.0	μs	A/D RC Mode
	M. M.	100Y.CO. T. T.	PIC16LCXX	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (no time) (Note 1)	t including S/H	11	1001.0	11	TAD	WWW.100Y.CO
132	TACQ	Acquisition time	IN	Note 2	20	COM	μs	WWW.100 P
	M	WWW.100Y.CON WWW.100Y.CO WWW.100Y.CO		5*	M. 100, W. 100	.001 02.001 001 001 001 001	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D cl	ock start	N -	Tosc/2	M.100,	107.CO	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from conv	ert → sample	1.5	-4	M.A.	TAD	CONTA MA

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 9.1 for min conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25° C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.

Graphs and Tables not available at this time.

Data is not available at this time but you may reference the *PIC16C72 Series Data Sheet* (DS39016,) DC and AC characteristic section, which contains data similar to what is expected.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1999 Microchip Technology Inc.

Preliminary

DS35008B-page 103

W.100Y.COM

PIC16C62B/72A

NOTES:

WWW.100Y.COM.TW WW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.Iuoy.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

COM.TW

WWW.100

WWW.100Y.COM

W.100Y.COM.TW

LCOM.TW

WWW.100Y.CO

WWW

WW.100Y.COM.TW

15.0 PACKAGING INFORMATION

15.1 Package Marking Information


28-Lead PDIP (Skinny DIP)




Example



28-Lead CERDIP Windowed




Example




28-Lead SOIC



Example



28-Lead SSOP



Example



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Legend: MM...M Microchip part number information XX...X Customer specific information*

AA Year code (last 2 digits of calendar year)
BB Week code (week of January 1 is week '01')

C Facility code of the plant at which wafer is manufactured

O = Outside Vendor

C = 5" Line

S = 6" Line H = 8" Line

Mask revision number


Assembly code of the plant or country of origin in which

part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

28-Lead Skinny Plastic Dual In-line (SP) - 300 mil (PDIP) 15.2




100 COM. 1	Units		INCHES*	O_{DT} .	MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n	-111	28	$CO_{L_{k_{p}}}$	-XX	28	14	
Pitch	р	M. a.	.100	1/20	1.4	2.54	-xx1 10	
Top to Seating Plane	_ A	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015	1	V.Co.	0.38	4	111.	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.279	.307	.335	7.09	7.80	8.51	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane		.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing	eB	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	
*Controlling Parameter Notes: Dimensions D and E1 do no .010" (0.254mm) per side.	ot include m	old flash or p	orotrusions. M	lold flash or p	orotrusions sh	nall not excee	d	

JEDEC Equivalent: MO-095

Drawing No. C04-070

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

15.3 28-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)



AT COM	Units	111.	INCHES*		M	ILLIMETERS	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	W. A.	28	TW.		28	1007.
Pitch	р	T.W.Y	.100	Mr.		2.54	Too
Top to Seating Plane	A	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	1.430	1.458	1.485	36.32	37.02	37.72
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68
Lead Thickness	C	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.290	.300	.310	7.37	7.62	7.87


*Controlling Parameter
JEDEC Equivalent: MO-058
Drawing No. C04-080

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.

WW.100Y.COM.TW


15.4 28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



Ing CONT.	Units		INCHES*	0_{Nr} .	. MI	LLIMETERS	
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	-TAN W	28	Ohr.	«XI	28	14.5
Pitch	р	111.	.050	-21.1	4.	1.27	100 Lax
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	≪\E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
*Controlling Parameter Notes: Dimensions D and E1 do not .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052	t include mo	old flash or p	rotrusions. Mo	old flash or pr	otrusions sha	all not exceed	1

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

15.5 28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



Units		INCHES	WILL	М	MILLIMETERS*		
on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
n	-11	28	41.7.44		28	100 1.	
р		.026			0.66		
Α	.068	.073	.078	1.73	1.85	1.98	
A2	.064	.068	.072	1.63	1.73	1.83	
A1	.002	.006	.010	0.05	0.15	0.25	
Е	.299	.309	.319	7.59	7.85	8.10	
E1	.201	.207	.212	5.11	5.25	5.38	
D	.396	.402	.407	10.06	10.20	10.34	
L	.022	.030	.037	0.56	0.75	0.94	
С	.004	.007	.010	0.10	0.18	0.25	
ф	0	4	8	0.00	101.60	203.20	
В	.010	.013	.015	0.25	0.32	0.38	
α	0	5	10	0	5	10	
β	0	5	10	0	5	10	
	n Limits n p A A2 A1 E E1 D L c	n Limits MIN n p A .068 A2 .064 A1 .002 E .299 E1 .201 D .396 L .022 c .004 \$\phi\$ 0 B .010 \$\alpha\$	on Limits MIN NOM n 28 p .026 A .068 .073 A2 .064 .068 A1 .002 .006 E .299 .309 E1 .201 .207 D .396 .402 L .022 .030 c .004 .007 ф 0 4 B .010 .013 α 0 5	n NOM MAX p .026 A .068 .073 .078 A2 .064 .068 .072 A1 .002 .006 .010 E .299 .309 .319 E1 .201 .207 .212 D .396 .402 .407 L .022 .030 .037 c .004 .007 .010 ф 0 4 8 B .010 .013 .015 α 0 5 10	n Limits MIN NOM MAX MIN p .026 .026 .026 .026 A .068 .073 .078 1.73 A2 .064 .068 .072 1.63 A1 .002 .006 .010 0.05 E .299 .309 .319 7.59 E1 .201 .207 .212 5.11 D .396 .402 .407 10.06 L .022 .030 .037 0.56 c .004 .007 .010 0.10 ф 0 4 8 0.00 B .010 .013 .015 0.25 α 0 5 10 0	n NOM MAX MIN NOM p .026 .066 .066 A .068 .073 .078 1.73 1.85 A2 .064 .068 .072 1.63 1.73 A1 .002 .006 .010 0.05 0.15 E .299 .309 .319 7.59 7.85 E1 .201 .207 .212 5.11 5.25 D .396 .402 .407 10.06 10.20 L .022 .030 .037 0.56 0.75 c .004 .007 .010 0.10 0.18 ф 0 4 8 0.00 101.60 B .010 .013 .015 0.25 0.32 α 0 5 10 0 5	

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 WWW.100Y.COM.

Drawing No. C04-073

WWW.100Y.COM.TW 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

NOTES:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

W.100Y.COM.TW

WWW.100Y.CO

WWW

WW.100Y.COM.TW

WW.100Y.COM.TW

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
N A	7/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C6X Data Sheet</i> , DS30234, and the <i>PIC16C7X Data Sheet</i> , DS30390.
APPEN	DIX B	: CONVERSION CONSIDERATIONS

WWW.100Y.C

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

TABLE B-1: **CONVERSION CONSIDERATIONS**

Difference	PIC16C62A/72	PIC16C62B/72
Voltage Range	2.5V - 6.0V	2.5V - 5.5V
SSP module	Basic SSP (2 mode SPI)	SSP (4 mode SPI)
CCP module	CCP does not reset TMR1 when in special event trigger mode.	N/A
Timer1 module	Writing to TMR1L register can cause over- flow in TMR1H register.	N/A

WWW.100Y.COM.TW

00Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

TW.100Y.COM.TW

WWW.100Y.C **Preliminary** DS35008B-page 111 © 1999 Microchip Technology Inc. TOTAL TUBY COM

APPENDIX C: MIGRATION FROM BASE-LINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
 This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION_REG and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.

- Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

To convert code written for PIC16C5X to PIC16CXXX, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any data memory page switching. Redefine data variables to reallocate them.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

INDEX

Α			
A/D			49
	A/D Converter Enable (ADIE Bit)		
	A/D Converter Flag (ADIF Bit)		
	A/D Converter Interrupt, Configuring	·····	51
	ADCON0 Register		
	ADCON1 Register10,		
	ADRES Register9,	49,	51
	Analog Port Pins		
	Analog Port Pins, Configuring		
	Block Diagram		
	Block Diagram, Analog Input Model		
	Channel Select (CHS2:CHS0 Bits)		
	Clock Select (ADCS1:ADCS0 Bits)		
	Configuring the Module		
	Conversion Clock (TAD)		
	Conversion Status (GO/DONE Bit)		
	Conversions Converter Characteristics		
	Module On/Off (ADON Bit) Port Configuration Control (PCFG2:PCFG0 Bits)	•••••	49
	Sampling Requirements		
	Timing Diagram		
Ahe	olute Maximum Ratings		81
	CON0 Register		
ADC	ADCS1:ADCS0 Bits	,	
	ADON Bit		
	CHS2:CHS0 Bits		
	GO/DONE Bit		
ADC	CON1 Register10,		
	PCFG2:PCFG0 Bits		
ADR	RES Register9,		
	nitecture	M	
	PIC16C62B/PIC16C72A Block Diagram		5
Asse	embler		
	MPASM Assembler		75
в			
	king, Data Memory		
Brov	vn-out Reset (BOR)55, 57, 59,		
	BOR Enable (BODEN Bit)		
	BOR Status (BOR Bit)		
	Timing Diagram	•••••	92
С			
Can	ture (CCP Module)		3/
Сар	Block Diagram		
	CCP Pin Configuration		
	CCPR1H:CCPR1L Registers		
	Changing Between Capture Prescalers		
	Software Interrupt		
	Timer1 Mode Selection		
Cap	ture/Compare/PWM		
	Interaction of Two CCP Modules		33
Cap	ture/Compare/PWM (CCP)	M.	33
•	CCP1CON Register		
	CCPR1H Register		
	CCPR1L Register		
	Enable (CCP1IE Bit)		
	Flag (CCP1IF Bit)		15
	RC2/CCP1 Pin		6
	Timer Resources		
	Timing Diagram		94

CCP Pin Configuration35 CCPR1H:CCPR1L Registers35 Special Event Trigger29, 35, 54 Timer1 Mode Selection35 Data Memory 8 Bank Select (RP1:RP0 Bits)8, 11 General Purpose Registers 8 Register File Map 8 Special Function Registers9 DC Characteristics84, 86 Development Support75 Electrical Characteristics81 Firmware Instructions 67 I²C (SSP Module)41 ACK Pulse41, 42, 43, 44, 45 Addressing42 Block Diagram41 Buffer Full Status (BF Bit)46 Clock Polarity Select (CKP Bit)47 Data/Address (D/A Bit)46 Master Mode45 Mode Select (SSPM3:SSPM0 Bits)47 Multi-Master Mode45 Read/Write Bit Information (R/W Bit) 42, 43, 44, 46 Receive Overflow Indicator (SSPOV Bit)47 Reception43 Reception Timing Diagram43 Slave Mode41 Start (S Bit)45, 46 Stop (P Bit)45, 46 Synchronous Serial Port Enable (SSPEN Bit) 47 Timing Diagram, Data100 Timing Diagram, Start/Stop Bits99 Update Address (UA Bit)46 ID Locations55, 66 In-Circuit Serial Programming (ICSP)55, 66 INDF Register9 Instruction Format67

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

nstruction Set	67	RB0/INT Enable (INTE Bit)
ADDLW	69	SSP Enable (SSPIE Bit)
ADDWF		TMR0 Overflow Enable (T0IE Bit)
ANDLW		TMR1 Overflow Enable (TMR1IE Bit)
ANDWF		
		TMR2 to PR2 Match Enable (TMR2IE Bit)
BCF		Interrupts, Flag Bits
BSF	69	A/D Converter Flag (ADIF Bit)15, 51
BTFSC	70	CCP1 Flag (CCP1IF Bit)15, 34, 35
MBTFSS	70	Interrupt on Change (RB7:RB4)
CALL		Flag (RBIF Bit)13, 21, 63
CLRF		RB0/INT Flag (INTF Bit)13
CLRW	70	SSP Flag (SSPIF Bit)15
CLRWDT	70	TMR0 Overflow Flag (T0IF Bit)13, 63
COMF	71	TMR1 Overflow Flag (TMR1IF Bit)15
ODECF		TMR2 to PR2 Match Flag (TMR2IF Bit)
DECFSZ		TWINE TO THE Water Flag (TWINE BIG
		THE WAY TOOK TO
GOTO		
INCF	71	KeeLoq® Evaluation and Programming Tools78
INCFSZ	71	in an in the contract of the c
IORLW	72	M WWW. COM
IORWF		Master Clear (MCLR)6
		MCLR Reset, Normal Operation57, 60, 61
MOVF		
MOVLW	72	MCLR Reset, SLEEP57, 60, 61
MOVWF	72	Memory Organization
NOP	72	Data Memory8
RETFIE		Program Memory7
RETLW		MPLAB Integrated Development Environment Software 75
		Wil EAD integrated Development Environment Coltware 70
RETURN	73	COOK TO THE TAIN TO COME
RLF	73	
RRF	73	OPCODE Field Descriptions67
SLEEP	73	OPTION_REG Register10, 12
SUBLW		INTEDG Bit
		PS2:PS0 Bits12, 25
SUBWF		PSA Bit
SWAPF	74	
XORLW	74	RBPU Bit12
XORWF	74	TOCS Bit12, 25
Summary Table		TOSE Bit12, 25
		OSC1/CLKIN Pin6
NTCON Register		OSC2/CLKOUT Pin
GIE Bit		
INTE Bit	13	Oscillator Configuration55, 56
INTF Bit	13	HS56, 60
PEIE Bit		LP56, 60
		RC
RBIE Bit		Selection (FOSC1:FOSC0 Bits)55
RBIF Bit	13, 21	
T0IE Bit	13 🕥	XT56, 60
T0IF Bit	13	Oscillator, Timer127, 29
nterrupt Sources		Oscillator, WDT64
		CONT.
A/D Conversion Complete		WINDS ON COMMENT WINDS
Block Diagram		Packaging105
Capture Complete (CCP)	34	
Compare Complete (CCP)	35	Paging, Program Memory7, 17
Interrupt on Change (RB7:RB4)		PCON Register16, 60
RB0/INT Pin, External		BOR Bit16
		POR Bit
SSP Receive/Transmit Complete		PICDEM-1 Low-Cost PICmicro Demo Board77
TMR0 Overflow	26, 63	PICDEM-2 Low-Cost PIC16CXX Demo Board77
TMR1 Overflow	27, 29	
TMR2 to PR2 Match	32	PICDEM-3 Low-Cost PIC16CXXX Demo Board77
TMR2 to PR2 Match (PWM)		PICSTART® Plus Entry Level Development System 77
		PIE1 Register10, 14
nterrupts, Context Saving During	53	ADIE Bit14
nterrupts, Enable Bits		
A/D Converter Enable (ADIE Bit)	14	CCP1IE Bit
CCP1 Enable (CCP1IE Bit)		SSPIE Bit14
Global Interrupt Enable (GIE Bit)		TABAIT DO
CIODAL ILLEITUPL EHADIE (GIE DIL)		TMR1IE Bit14
		TMR1E Bit
Interrupt on Change (RB7:RB4)	13, 62	TMR2IE Bit
	13, 62	

PIR1 Register	9, 15	Prescaler, Timer2	36
ADIF Bit		Select (T2CKPS1:T2CKPS0 Bits)	
CCP1IF Bit		PRO MATE® II Universal Programmer	
SSPIF Bit	_	Program Counter	
TMR1IF Bit		PCL Register9	1. 17
TMR2IF Bit		PCLATH Register	
Pointer, FSR		Reset Conditions	
PORTA		Program Memory	
Analog Port Pins		Interrupt Vector	
PORTA Register		Paging7	
RA3:RA0 and RA5 Port Pins			
		Program Memory Map Reset Vector	
RA4/T0CKI Pin			
RA5/SS/AN4 Pin		Program Verification	
TRISA Register		Programming Pin (Vpp)	
PORTB		Programming, Device Instructions	
PORTB Register		PWM (CCP Module)	
Pull-up Enable (RBPU Bit)		Block Diagram	
RB0/INT Edge Select (INTEDG Bit)		CCPR1H:CCPR1L Registers	
RB0/INT Pin, External		Duty Cycle	
RB3:RB0 Port Pins		Example Frequencies/Resolutions	
RB7:RB4 Interrupt on Change	63	Output Diagram	
RB7:RB4 Interrupt on Change		Period	
Enable (RBIE Bit)	13, 63	Set-Up for PWM Operation	37
RB7:RB4 Interrupt on Change		TMR2 to PR2 Match31	, 36
Flag (RBIF Bit)	13, 21, 63	TMR2 to PR2 Match Enable (TMR2IE Bit)	14
RB7:RB4 Port Pins	21	TMR2 to PR2 Match Flag (TMR2IF Bit)	15
TRISB Register		AN WINNESS CO.	
PORTC	6	Mid Million Million	
Block Diagram	23	Q-Clock	36
PORTC Register		William COM.	
RC0/T10S0/T1CKI Pin		R _{CW} WWW.	
RC1/T1OSI Pin		Register File	8
RC2/CCP1 Pin		Register File Map	
RC3/SCK/SCL Pin		Reset55	
RC4/SDI/SDA Pin		Block Diagram	
RC5/SDO Pin		Reset Conditions for All Registers	
RC6 Pin		Reset Conditions for PCON Register	
		Reset Conditions for Program Counter	
RC7 Pin		Reset Conditions for STATUS Register	
TRISC Register	10, 23	Timing Diagram	
Postscaler, Timer2	04	Revision History	
Select (TOUTPS3:TOUTPS0 Bits)		Revision History	
Postscaler, WDT		ing S Wir.	
Assignment (PSA Bit)		SEEVAL® Evaluation and Programming System	78
Block Diagram		SLEEP55, 57	
Rate Select (PS2:PS0 Bits)		Software Simulator (MPLAB-SIM)	
Switching Between Timer0 and WDT		Special Features of the CPU	
Power-on Reset (POR)55, 57,			
Oscillator Start-up Timer (OST)		Special Function Registers	
POR Status (POR Bit)		Speed, Operating	···· 1
Power Control (PCON) Register		SPI (SSP Module)	00
Power-down (PD Bit)	11, 57	Block Diagram	
Power-on Reset Circuit, External	59	Buffer Full Status (BF Bit)	
Power-up Timer (PWRT)	55, 59	Clock Edge Select (CKE Bit)	
PWRT Enable (PWRTE Bit)	55	Clock Polarity Select (CKP Bit)	
Time-out (TO Bit)	11, 57	Data Input Sample Phase (SMP Bit)	
Time-out Sequence	60	Mode Select (SSPM3:SSPM0 Bits)	
Timing Diagram		Receive Overflow Indicator (SSPOV Bit)	47
Prescaler, Capture		Serial Clock (RC3/SCK/SCL)	39
Prescaler, Timer0		Serial Data In (RC4/SDI/SDA)	39
Assignment (PSA Bit)		Serial Data Out (RC5/SDO)	39
Block Diagram		Slave Select (RA5/SS/AN4)	
Rate Select (PS2:PS0 Bits)		Synchronous Serial Port Enable (SSPEN Bit)	
Switching Between Timer0 and WDT		MAN. CO. M.	
Prescaler, Timer1		勝 特 力 材 料 886-3-5753170	
-7		胜特力电子(上海) 86-21-54151736	
Select (T1CKPS1:T1CKPS0 Bits)	21		
		胜特力电子(深圳) 86-755-83298787	
		Http://www. 100y. com. tw	

SSP	39	Timer1		27
Enable (SSPIE Bit)	14	Block Diagram		28
Flag (SSPIF Bit)	15	Capacitor Selection		29
RA5/SS/AN4 Pin	6	Clock Source Select (TMR1CS Bit)		27
RC3/SCK/SCL Pin	6	External Clock Input Sync (T1SYNC Bit)		
RC4/SDI/SDA Pin		Module On/Off (TMR1ON Bit)		
RC5/SDO Pin	_	Oscillator		
SSPADD Register		Oscillator Enable (T1OSCEN Bit)	,	
SSPBUF Register		Overflow Enable (TMR1IE Bit)		
SSPCON Register		Overflow Flag (TMR1IF Bit)		
SSPSTAT Register		Overflow Interrupt		
TMR2 Output for Clock Shift		RC0/T1OSO/T1CKI Pin		
Write Collision Detect (WCOL Bit)		RC1/T1OSI		
SSPCON Register		Special Event Trigger (CCP)		
CKP Bit	47	T1CON Register	,	
SSPEN Bit	47	Timing Diagram		93
SSPM3:SSPM0 Bits	47	TMR1H Register		
SSPOV Bit	47	TMR1L Register		. 9
WCOL Bit	47	Timer2		
SSPSTAT Register	46	Block Diagram	N:	32
BF Bit		PR2 Register		
CKE Bit		SSP Clock Shift		
D/Ā Bit		T2CON Register		
P bit	7	TMR2 Register		
R/W Bit		TMR2 to PR2 Match Enable (TMR2IE Bit)		
S Bit		TMR2 to PR2 Match Interrupt		
SMP Bit	1111.	TMR2 to PR2 Match Interrupt	31, 32,	30
UA Bit		Timing Diagrams		
Stack		I ² C Reception (7-bit Address)		
STATUS Register9, 11, 6	63	Wake-up from SLEEP via Interrupt		
C Bit	11	Timing Diagrams and Specifications		90
DC Bit	11	A/D Conversion	10	02
IRP Bit	11400	Brown-out Reset (BOR)		92
PD Bit11, 9	57	Capture/Compare/PWM (CCP)	$\mathbb{C}^{\mathbb{Q}^{\times}}$	94 🕥
RP1:RP0 Bits	11/1/100	CLKOUT and I/O		
TO Bit11, 9		External Clock		
Z Bit		I ² C Bus Data		
	M. M.	I ² C Bus Start/Stop Bits		
T W 1002. M.TV		Oscillator Start-up Timer (OST)		
T1CON Register	27			
T1CKPS1:T1CKPS0 Bits		Power-up Timer (PWRT)		
		Reset		
T10SCEN Bit		Timer0 and Timer1		
T1SYNC Bit		Watchdog Timer (WDT)		92
TMR1CS Bit		VW CONLY		
TMR10N Bit				
T2CON Register		W Register		
T2CKPS1:T2CKPS0 Bits		Wake-up from SLEEP		
TMR2ON Bit		Interrupts	60,	61, CUN
TOUTPS3:TOUTPS0 Bits	31	MCLR Reset		
Timer0		Timing Diagram		
Block Diagram		WDT Reset		
Clock Source Edge Select (T0SE Bit)		Watchdog Timer (WDT)		
Clock Source Select (T0CS Bit)		Block Diagram		
Overflow Enable (TOIE Bit)		Enable (WDTE Bit)		
Overflow Flag (T0IF Bit)		Programming Considerations		
Overflow Interrupt		RC Oscillator		
RA4/T0CKI Pin, External Clock		Timing Diagram		
Timing Diagram		WDT Reset, Normal Operation	, ,	
TMR0 Register	9	WDT Reset, SLEEP		
W 31 100 - ON	17.	WWW, On-Line Support		.3
ade all a ser	d aca -	WY . TONY . THE		WW.Y.
■勝特力材料	+ 886-3	-5753170 NAME OF THE OWNER OWNER OF THE OWNER OF THE OWNER OF THE OWNER OWNER OF THE OWNER OWNE		
胜胜力由子(下海	i) 86-91	-54151736		
WE 10 NO - B 1 (T10)	, 00 21	The Tolk		

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

W.100Y.COM.TW

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To: Technical Publications Manager	Total Pages Sent
RE: Reader Response	
From: Name	NATION TONE TO
Company	W. TOW.
Address	WY 100X. CONTY
City / State / ZIP / Country	
Telephone: (Application (optional):	FAX: ()
Would you like a reply?YN	nk dt h th dd oos o reroreo
Device: PIC16C62B/72A Literature Number: DS3500	D8B 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-5415173
Questions:	胜特力电子(深圳) 86-755-832987
What are the best features of this document?	Http://www.100y.com.tw
1. What are the best leatures of this document?	TW TWO LOOK CONF. TW
NA TOO TO COMPANY TO THE WAY COM	THE
3. Do you find the organization of this data sheet easy to follow? 4. What additions to the data sheet do you think would enhance 5. What deletions from the data sheet could be made without at	the structure and subject?
6. Is there any incorrect or misleading information (what and wh	nere)?
My 100x COWING MI	MN.1002. COM:11
7. How would you improve this document? ———————————————————————————————————	WWW.100X.COM.TW WWW.
8. How would you improve our software, systems, and silicon pr	roducts?
MAN, JOS, COM. TON	WWW.roov.com

PIC16C62B/72A PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office



^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 1998 Microchip Technology Inc. Preliminary DS35008B-page 119

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet.
 The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



M.100X.CO

WW.100Y.C= VWW.100Y.COM.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.CO

WORLDWIDE SALES AND SERVICE

W.100Y.COM.TW

TWIN 100Y.C

WT.MO