

8-Bit CMOS Microcontrollers with A/D Converter

Devices included in this data sheet:

- PIC16C63A
- PIC16C73B
- PIC16C65B
- PIC16C74B

PIC16CXX Microcontroller Core Features:


- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 4 K x 14 words of Program Memory, 192 x 8 bytes of Data Memory (RAM)
- Interrupt capability
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power-saving SLEEP mode
- · Selectable oscillator options
- Low power, high speed CMOS EPROM technology
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Automotive temperature ranges
- Low power consumption:
 - < 5 mA @ 5V, 4 MHz
 - 23 μA typical @ 3V, 32 kHz
 - < 1.2 μA typical standby current

Devices	I/O Pins	A/D Chan.	PSP	Interrupts
PIC16C63A	22		No	10
PIC16C65B	33	MAIN	Yes	11
PIC16C73B	22	5	No	0011
PIC16C74B	33	8	Yes	12


PIC16C7X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM modules
 - Capture is 16-bit, max. resolution is 200 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 8-bit multichannel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI[™] and I²C[™]
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP), 8-bits wide with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR)

Pin Diagram:



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Key Features PICmicro™ Mid-Range MCU Family Reference Manual (DS33023)	PIC16C63A	PIC16C65B	PIC16C73B	PIC16C74B
Program Memory (EPROM) x 14	4 K	4 K	4 K	4 K
Data Memory (Bytes) x 8	192	192	192	192
Pins	28	40	28	40
Parallel Slave Port	W.1.,_	Yes	COMT	Yes
Capture/Compare/PWM Modules	2	2	2	2
Timer Modules	3	3	CO ₃	3
A/D Channels	COM:	- 100 I	5	8
Serial Communication	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
In-Circuit Serial Programming	Yes	Yes	Yes	Yes
Brown-out Reset	Yes	Yes	Yes	Yes
Interrupt Sources	10	11	100 11 M.T	12
Packages	28-pin SDIP, SOIC, SSOP, Windowed CERDIP	40-pin PDIP; 44-pin PLCC, MQFP, TQFP, Windowed CERDIP	28-pin SDIP, SOIC, SSOP, Windowed CERDIP	40-pin PDIP; 44-pin PLCC, MQFP, TQFP, Windowed CERDIP

WW 100Y.COM.TW

Table of Contents

1.0	General Description	5
2.0	PIC16C63A/65B/73B/74B Device Varieties	7
3.0	Architectural Overview	
4.0	Memory Organization	15
5.0	I/O Ports	29
6.0	Timer0 Module	39
7.0	Timer1 Module	43
8.0	Timer2 Module	47
9.0	Capture/Compare/PWM Modules	49
10.0	Synchronous Serial Port (SSP) Module	55
11.0	()	
12.0	Analog-to-Digital Converter (A/D) Module	79
	Special Features of the CPU	85
14.0	Instruction Set Summary	99
15.0	Development Support	107
16.0	Electrical Characteristics	113
18.0	Packaging Information	153
Appe	endix A: Revision History	
Appe	endix B: Device Differences	165
Appe	endix C: Device Migrations - PIC16C63/65A/73A/74A → PIC16C63A/65B/73B/74B	
Appe	endix D: Migration from Baseline to Mid-Range Devices	168
On-Li	ine Support	
	der Response	
Produ	uct Identification System	177

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 GENERAL DESCRIPTION

The PIC16C63A/65B/73B/74B devices are low cost, high performance, CMOS, fully-static, 8-bit microcontrollers in the PIC16CXX mid-range family.

All PICmicro® microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches, which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

The PIC16C63A/73B devices have 22 I/O pins. The PIC16C65B/74B devices have 33 I/O pins. Each device has 192 bytes of RAM. In addition, several peripheral features are available, including: three timer/ counters, two Capture/Compare/PWM modules, and two serial ports. The Synchronous Serial Port (SSP) can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I²C) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as the Serial Communications Interface or SCI. Also, a 5channel high speed 8-bit A/D is provided on the PIC16C73B, while the PIC16C74B offers 8 channels. The 8-bit resolution is ideally suited for applications requiring low cost analog interface, e.g., thermostat control, pressure sensing, etc.

The PIC16C63A/65B/73B/74B devices have special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for high speed crystals. The SLEEP (power-down) feature provides a power-saving mode. The user can wake-up the chip from SLEEP through several external and internal interrupts and RESETS.

A highly reliable Watchdog Timer (WDT), with its own on-chip RC oscillator, provides protection against software lockup, and also provides one way of waking the device from SLEEP.

A UV erasable CERDIP packaged version is ideal for code development, while the cost effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C63A/65B/73B/74B devices fit nicely in many applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C63A/65B/73B/74B devices very versatile, even in areas where no microcontroller use has been considered before (e.g., timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

1.2 Development Support

PICmicro® devices are supported by the complete line of Microchip Development tools.

Please refer to Section 15.0 for more details about Microchip's development tools.

2.0 PIC16C63A/65B/73B/74B DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C63A/65B/73B/74B Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C7X family, there are two device "types" as indicated in the device number:

- C, as in PIC16C74. These devices have EPROM type memory and operate over the standard voltage range.
- LC, as in PIC16LC74. These devices have EPROM type memory and operate over an extended voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in windowed CERDIP packages, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® Plus and PRO MATE® II programmers both support programming of the PIC16C63A/65B/73B/74B.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture, in which program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide, making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

All devices covered by this data sheet contain 4K x 14-bit program memory and 192 x 8-bit data memory.

The PIC16CXX can directly, or indirectly, address its register files or data memory. All Special Function Registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW.100Y.COM.




FIGURE 3-1: PIC16C63A/65B/73B/74B BLOCK DIAGRAM

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATOM 100Y.COM.TW

WWW.100Y.C

PIC16C63A/73B PINOUT DESCRIPTION **TABLE 3-1:**

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9		ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10 Y.C	OM.TV	- N	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	N.1107	I/P	ST	Master clear (RESET) input or programming voltage input. This pin is an active low RESET to the device.
OW.T	4	11.100	CON.	1	PORTA is a bi-directional I/O port.
RA0/AN0 ⁽⁴⁾	2	2	I/O	TTL	RA0 can also be analog input 0 ⁽⁴⁾ .
RA1/AN1 ⁽⁴⁾	3	3	I/O	TTL	RA1 can also be analog input 1 ⁽⁴⁾ .
RA2/AN2 ⁽⁴⁾	4	4 10	I/O	TTL	RA2 can also be analog input 2 ⁽⁴⁾ .
RA3/AN3/VREF ⁽⁴⁾	5	5	1/0	OMITIEN	RA3 can also be analog input 3 or analog reference voltage ⁽⁴⁾ .
RA4/T0CKI	6	6	1/0	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/SS/AN4 ⁽⁴⁾	7	7	I/O	COLIF	RA5 can also be analog input 4 ⁽⁴⁾ or the slave select for the synchronous serial port.
COM	N	Win	44.	V.CO	PORTB is a bi-directional I/O port. PORTB can be software
100 r. COM: I			JW.10	COM.	programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	22	1/0	TTL	TW WWW. ONY. CO. TW
RB2	23	23	I/O	TTL	T. T. COM.
RB3	24	24	I/O	TTL	MITH WILLIAMS ON THE
RB4	25	25	I/O	TTLCC	Interrupt-on-change pin.
RB5	26	26	I/O	10TTL	Interrupt-on-change pin.
RB6	27	27	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.
100				171.100 Y	PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI/CCP2	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	15	15	W I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	17	C17	1/0	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	18	18	1/0	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р		Positive supply for logic and I/O pins.

- = Not used

O = output TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
- 4: A/D module is not available in the PIC16C63A.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

TABLE 3-2: PIC16C65B/74B PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	M	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	OM	LA LA	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (RESET) input or programming voltage input. This pin is an active low RESET to the device.
V.Com.TW		MA	x 100		MIN	PORTA is a bi-directional I/O port.
RA0/AN0 ⁽⁵⁾	2	3	19	I/O	TTL	RA0 can also be analog input 0 ⁽⁵⁾ .
RA1/AN1 ⁽⁵⁾	3	4	20	I/O	TTL	RA1 can also be analog input 1 ⁽⁵⁾ .
RA2/AN2 ⁽⁵⁾	4	5	21	I/O	TTL	RA2 can also be analog input 2 ⁽⁵⁾ .
RA3/AN3/VREF ⁽⁵⁾	5	6	22	I/O	COLT.	RA3 can also be analog input 3 or analog reference voltage ⁽⁵⁾ .
RA4/T0CKI	6	7	23	I/O	CST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.
RA5/ SS /AN4 ⁽⁵⁾	7	8	24	I/O	ON TIL	RA5 can also be analog input 4 ⁽⁵⁾ or the slave select for the synchronous serial port.
MM.1007.C	MI		W	WW.	100X'CO,	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	34	37	9	I/O	1 TTL	OM:1
RB2	35	38	10	I/O	TTL	OWIN MAN TOO TO WILL
RB3	36	39	11	I/O	TTLO	WW. 100Y. COM.T
RB4	37	41	14	I/O	TTL	Interrupt-on-change pin.
RB5	38	42	15	I/O	TTL	Interrupt-on-change pin.
RB6	39	43	16	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.

Legend: I = input

O = output

I/O = input/output

P = power

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
- 5: A/D is not available on the PIC16C65B.

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATES 100Y.COM.TW

TABLE 3-2: PIC16C65B/74B PINOUT DESCRIPTION (CONTINUED)

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	I/O/P Type	Buffer Type	Description
		100	OM	- 1		PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	18	20	37	1/0	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes.
RC4/SDI/SDA	23	25	42	1/0	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	NY.	I/O	COST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
RD0/PSP0	19	21	38	1/0	ST/TTL ⁽³⁾	PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.
RD1/PSP1	20	22	39	I/O	ST/TTL ⁽³⁾	TW WWW. CONV.CO CTW
RD2/PSP2	21	N 23	40	1/0	ST/TTL ⁽³⁾	勝 特 力 材 料 886-3-5753170
RD3/PSP3	22	24	41	1/0	ST/TTL ⁽³⁾	胜特力电子(上海) 86-21-54151736
RD4/PSP4	27	30	2	I/O	ST/TTL ⁽³⁾	胜特力电子(深圳) 86-755-83298787
RD5/PSP5	28	31	3	I/O	ST/TTL ⁽³⁾	Http://www.100y.com.tw
RD6/PSP6	29	32	4	I/O	ST/TTL ⁽³⁾	MITH WILLIAM TON
RD7/PSP7	30	33	5	I/O	ST/TTL ⁽³⁾	CONTINU WWW. 1007.CO.
TWW.Ino	o CO	Mr.		₹XĬ	WWin	PORTE is a bi-directional I/O port.
RE0/RD/AN5 ⁽⁵⁾	8	9	25	I/O	ST/TTL ⁽³⁾	RE0 can also be read control for the parallel slave port, or analog input 5 ⁽⁵⁾ .
RE1/WR/AN6 ⁽⁵⁾	9	10	26	I/O	ST/TTL ⁽³⁾	RE1 can also be write control for the parallel slave port, or analog input 6 ⁽⁵⁾ .
RE2/CS/AN7 ⁽⁵⁾	10	11 COM	27	I/O	ST/TTL ⁽³⁾	RE2 can also be select control for the parallel slave port, or analog input 7 ⁽⁵⁾ .
Vss	12,31	13,34	6,29	ГР	= 111	Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	Р	<u> </u>	Positive supply for logic and I/O pins.
NC	VW.1	1,17,28, 40	12,13, 33,34		7///	These pins are not internally connected. These pins should be left unconnected.

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

WW 100Y.COM.TW

5: A/D is not available on the PIC16C65B.

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



Note: All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 **MEMORY ORGANIZATION**


4.1 **Program Memory Organization**

The PIC16C63A/65B/73B/74B has a 13-bit program counter capable of addressing an 8K x 14 program memory space. All devices covered by this data sheet have 4K x 14 bits of program memory. The address range is 0000h - 0FFFh for all devices.

Accessing a location above 0FFFh will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C63A/65B/73B/74B PROGRAM MEMORY MAP AND STACK



4.2 **Data Memory Organization**

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- $= 00 \rightarrow Bank0$
- = $01 \rightarrow Bank1$
- = $10 \rightarrow Bank2$
- $= 11 \rightarrow Bank3$

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the SFRs. Above the SFRs are GPRs, implemented as static RAM.

All implemented banks contain SFRs. Frequently used SFRs from one bank may be mirrored in another bank for code reduction and quicker access.

Maintain the IRP and RP1 bits clear in Note: these devices.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR) (Section 4.5).

W.100Y.COM.TW

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.

FIGURE 4-2: REGISTER FILE MAP

-IGURE	4-2: RE	GISTER FILE I	WAP
File Addres	s WWW	100X.COM	File ddress
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	√ FSR √	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD ⁽²⁾	TRISD ⁽²⁾	88h
09h	PORTE ⁽²⁾	TRISE ⁽²⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2	N AND	91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L	W.	95h
16h	CCPR1H	- 1	96h
17h	CCP1CON	V_{IIA}	97h
18h	RCSTA	TXSTA	98h
19h	TXREG	SPBRG	99h
1Ah	RCREG	OW:I	9Ah
1Bh	CCPR2L	WILL	9Bh \
1Ch	CCPR2H	COMP	9Ch
1Dh	CCP2CON	COM	9Dh
1Eh	ADRES ⁽³⁾	MITW	9Eh
1Fh	ADCON0 ⁽³⁾	ADCON1 ⁽³⁾	9Fh
20h	MAM	OX.COM.	A0h
	General Purpose Register	General Purpose Register	TW
7Fh	MM	A:100X:COJ	FFh
<u>-</u>	Bank 0	Bank 1	Time

Unimplemented data memory locations, read as '0'.

- Note 1: Not a physical register.
 - These registers are not implemented on the PIC16C63A/73B, read as '0'.
 - These registers are not implemented on the PIC16C63A/65B, read as '0'.

TATES TOMY.COM.TW

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽³⁾
Bank 0	N/A	-TV 10	07.	M.T.	-		100	COM	- 1	<u> </u>	<u> </u>
00h	INDF ⁽⁴⁾	Addressin	g this location	on uses cont	ents of FSR t	to address da	ata memory	(not a physic	cal register)	0000 0000	0000 0000
01h	TMR0	Timer0 me	odule's regis	ster	N	MM	100	Y.C.	TW	xxxx xxxx	uuuu uuuu
02h	PCL ⁽⁴⁾	Program (Counter's (P	C) Least Sig	nificant Byte	WV	1111	V.CO	W	0000 0000	0000 0000
03h	STATUS ⁽⁴⁾	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR ⁽⁴⁾	Indirect da	ata memory	address poin	nter		- TW.1	00 2	OM_{-1}	xxxx xxxx	uuuu uuuu
05h	PORTA	TIM	700	PORTA Da	ta Latch whe	n written: PC	RTA pins w	hen read	T.Mo.	0x 0000	0u 0000
06h	PORTB	PORTB D	ORTB Data Latch when written: PORTB pins when read								uuuu uuu
07h	PORTC	PORTC D	ata Latch w	hen written: I	PORTC pins	when read	WWW	V. Page	COh	xxxx xxxx	uuuu uuuu
08h	PORTD ⁽⁵⁾	PORTD D	ata Latch w	hen written: I	PORTD pins	when read	-131	M.Ing.	COM	xxxx xxxx	uuuu uuuu
09h	PORTE ⁽⁵⁾	_ \	- T	$r_{00\overline{D}_{i,o}}$	OM.T	_	RE2	RE1	RE0	xxx	uuv
0Ah	PCLATH ^(1,4)	_	MAI	THE YEAR	Write Buffer	for the uppe	r 5 bits of th	e Program C	Counter	0 0000	0 0000
0Bh	INTCON ⁽⁴⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 0001
0Ch	PIR1	PSPIF ⁽⁵⁾	ADIF ⁽⁶⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	7	1VI-100	- 201		_	WW.	CCP2IF	0	
0Eh	TMR1L	Holding re	egister for th	e Least Signi	ificant Byte o	f the 16-bit T	MR1 registe	er	17007.	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding re	egister for th	e Most Signif	ficant Byte of	the 16-bit TI	MR1 register	MAN	1100	xxxx xxxx	uuuu uuuu
10h	T1CON	NZ.		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 me	odule's regis	ster	700	COM	-XX	- VIV	Mila	0000 0000	0000 0000
12h	T2CON	W_{LM}	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchron	ous Serial P	ort Receive E	Buffer/Transn	nit Register	TW	N	- XX 1	xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/C	Compare/PW	/M Register1	(LSB)	ON COL	TW	•	WWW	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	Compare/PW	/M Register1	(MSB)	-1 CO	Mir	I .	TAT WY	xxxx xxxx	uuuu uuuu
17h	CCP1CON		III	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	1003/10	FERR	OERR	RX9D	0000 -00x	0000 -002
19h	TXREG	USART T	ransmit Data	a register	MMM	. Voo.	COR	rW	W	0000 0000	0000 0000
1Ah	RCREG	USART R	eceive Data	register	TANN V	1.In	COM.	-XX	11	0000 0000	0000 0000
1Bh	CCPR2L	Capture/C	Compare/PW	/M Register2	(LSB)	W.1003	COM	1.1	7	xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	Compare/PW	/M Register2	(MSB)	100	1.0	N.TW		xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	· VIII		CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRES ⁽⁶⁾	A/D Resu	lt register	TIN	**	MM·r	ON.CC)Wr	N .	xxxx xxxx	uuuu uuuu
1Fh	ADCON0 ⁽⁶⁾	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	$OM\overline{r}_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_$	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>.

- 2: The IRP and RP1 bits are reserved; always maintain these bits clear.
- 3: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.
- These registers can be addressed from either bank.
- 5: PORTD, PORTE and the parallel slave port are not implemented on the PIC16C63A/73B; always maintain these bits and WWW.100Y.CON registers clear.
- The A/D is not implemented on the PIC16C63A/65B; always maintain these bits and registers clear.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽³⁾
Bank	1	N TO	700 7	anM.	LA		W.10	1 CO	Mr.	ī	
80h	INDF ⁽⁴⁾	Addressin	g this locatio	n uses con	tents of FSR to	address o	lata memory	(not a physic	cal register)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL ⁽⁴⁾	Program (Program Counter's (PC) Least Significant Byte							0000 0000	0000 0000
83h	STATUS ⁽⁴⁾	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	CCC	0001 1xxx	000q quuu
84h	FSR ⁽⁴⁾	Indirect da	ata memory a	MODE	xxxx xxxx	uuuu uuuu					
85h	TRISA	- 1	W	PORTA D	ata Direction R	egister	1114	100	7.0	11 1111	11 1111
86h	TRISB	PORTB D	RTB Data Direction register								1111 1111
87h	TRISC	PORTC D	ata Direction	register	COM	-XXI	VN.	MM·F	ON.CC	1111 1111	1111 1111
88h	TRISD ⁽⁵⁾	PORTD D	ata Direction	register	COM.	1	7	T.WW.	-1 C	1111 1111	1111 1111
89h	TRISE ⁽⁵⁾	IBF	OBF	IBOV	PSPMODE	TI	PORTE Da	ta Direction	bits	0000 -111	0000 -111
8Ah	PCLATH ^(1,4)	N -	411	= 10	Write Buffer	for the upp	er 5 bits of th	e Program C	Counter	0 0000	0 0000
8Bh	INTCON ⁽⁴⁾	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE ⁽⁵⁾	ADIE ⁽⁶⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	3.7	_ `	- T(X)	7007.	OMIT		7	CCP2IE	0	0
8Eh	PCON	TIN	_	MAN .	100 Y.		17/1-	POR	BOR	qq	uu
8Fh	CO3	Unimplem	ented	MW	A. LOON.	CO	TW	W	W 11	1017TC	WE IN
90h	100 = CC	Unimplem	ented	VIV	11.10	1 C O_{2a}	TW	V	MAN	on+.C	War.
91h	(100)	Unimplem	ented	-13	MAI Joo	=1 CO	VI.		WWI	₹ C	ONF
92h	PR2	Timer2 Pe	eriod register		100 100	3.	M_{i,I,A_i}	4	VI CALL	1111 1111	1111 1111
93h	SSPADD	Synchrono	ous Serial Po	ort (I ² C mod	de) Address re	gister	VIIV		MA	0000 0000	0000 0000
94h	SSPSTAT	$C_{\Omega_{2a}}$	TT)	D/A	Р	s.C	R/W	√ UA	BF	00 0000	00 0000
95h	MITTON	Unimplem	ented		WW.	TOO ST	$CO_{M_{I^*}}$	~VV	W	J. 5	A CO_{2n}
96h	100 m	Unimplem	ented	7	WIN	100 -	COM	-31		MATIO	-<1 € 0}
97h	144 = 10	Unimplem	ented		MAA	N 1003	Mon	LA	44	- 1.10	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	100 T	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Generator i	register	WW	Mos	of CO	W	•	0000 0000	0000 0000
9Ah	W = W	Unimplem	ented	-31	-11	NW.I	, CO	Mr.	J	WITH	- V
9Bh	1/1	Unimplem	ented	11.	- N	-xIW.1	00 1	$o_{M:I_A}$	-1	- TAXIN	1.700
9Ch	41/1/	Unimplem	ented	TW	1	NA.	100 X.C	TIMO	44	17.	CV. LOU
9Dh	Wur-	Unimplem	ented	WT		MANA	1007.			4/1/4	700
9Eh		Unimplem	ented	Mr.	N	WW	N.Ju	COA	W	-51	144.
9Fh	ADCON1 ⁽⁶⁾	-1 4 11	00 = ~			=-<1	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>

- 2: The IRP and RP1 bits are reserved; always maintain these bits clear.
- 3: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.
- 4: These registers can be addressed from either bank.
- 5: PORTD, PORTE and the parallel slave port are not implemented on the PIC16C63A/73B; always maintain these bits and WWW.100Y.COM
- 6: The A/D is not implemented on the PIC16C63A/65B; always maintain these bits and registers clear.

4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, C or DC bits in the STATUS register. For other instructions which do not affect status bits, see the "Instruction Set Summary."

- Note 1: These devices do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
 - 2: The C and DC bits operate as borrow and digit borrow bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP ⁽¹⁾	RP1 ⁽¹⁾	RP0	√√ TO	PD	Z	DC	C ⁽²⁾
h:4 7	-141			-11	N.F		-1 L:4 O

IRP⁽¹⁾: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP1⁽¹⁾:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C⁽²⁾: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note 1: Maintain the IRP and RP1 bits clear.

2: For borrow and digit borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2000 Microchip Technology Inc.

力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

4.2.2.2 OPTION Register

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the watchdog timer.

REGISTER 4-2: OPTION_REG REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 **T0CS:** TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0:** Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate			
000	1:2	1:1.10			
001	1:4	1:2			
010	1:8	1:4			
011	1:16	1:8			
100	1:32	1:16			
101	1:64	1:32			
110	1:128	1:64			
111	1:256	1:128			

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and external RB0/INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-x						
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit 7	1007.	TIM	14	1001	Mo	1.4.	bit 0

Note:

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 **T0IE**: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 **T0IF**: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state⁽¹⁾

0 = None of the RB7:RB4 pins have changed state

Note 1: A mismatch condition will exist until PORTB is read. After reading PORTB, the RBIF flag bit can be cleared.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8Ch)

	R/W-0	R/W-0 ADIE ⁽²⁾	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit	- 41	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TWRZIE	TMR1IE bit 0

bit 7 **PSPIE**⁽¹⁾: Parallel Slave Port Read/Write Interrupt Enable bit

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

bit 6 ADIE⁽²⁾: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt

0 = Disables the A/D interrupt

bit 5 RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4 TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

= Disables the SSP interrupt

bit 2 CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Note 1: PIC16C63A/73B devices do not have a parallel slave port implemented; always maintain this bit clear.

2: PIC16C63A/65B devices do not have an A/D implemented; always maintain this bit clear.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0Ch)

bit 7							hit 0
PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 7 **PSPIF**⁽¹⁾: Parallel Slave Port Read/Write Interrupt Flag bit

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6 ADIF⁽²⁾: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed (must be cleared in software)

0 = The A/D conversion is not complete

bit 5 RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full (clear by reading RCREG)

0 = The USART receive buffer is empty

bit 4 TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty (clear by writing to TXREG)

0 = The USART transmit buffer is full

bit 3 SSPIF: Synchronous Serial Port Interrupt Flag bit

1 = The transmission/reception is complete (must be cleared in software)

0 = Waiting to transmit/receive

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode

bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Note 1: PIC16C63A/73B devices do not have a parallel slave port implemented. This bit location is reserved on these devices.

PIC16C63A/65B devices do not have an A/D implemented. This bit location is reserved on these devices.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.6

This register contains the individual enable bit for the CCP2 peripheral interrupt.

PIE2 Register

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

REGISTER 4-6: PIE2 REGISTER (ADDRESS 8Dh)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
MAT	1001	TTW	4/1/	1001	· M		CCP2IE
bit 7	CC CC) IV	WV	144	V.Co	TW	bit 0

WWW.1007.COM bit 7-1 Unimplemented: Read as '0' CCP2IE: CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt

0 = Disables the CCP2 interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.7 PIR2 Register

This register contains the CCP2 interrupt flag bit.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

PIR2 REGISTER (ADDRESS 0Dh) **REGISTER 4-7:**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TON	<u> </u>	VIVITE	.10 - C	DIVI-	_	W.	CCP2IF
bit 7	WIN	11	1700 1.	OWIT			bit 0

bit 7-1 Unimplemented: Read as '0' bit 0 CCP2IF: CCP2 Interrupt Flag bit

Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode: Unused

Legend:	TW W	1001. OM.TW	M. A.
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is	unknown

4.2.2.8 PCON Register

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

BOR is unknown on POR. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).

REGISTER 4-8: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q
WAIN	T.CO	W.	-41	700	I.Co	POR	BOR
bit 7	1.100	111.		M. Ive	-1 CON	-31	bit 0

Note:

bit 7-2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **BOR**: Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 4-3 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-3: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16CXX family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Program Memory Paging

PIC16CXX devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When executing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed, so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped from the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

- Note 1: The contents of PCLATH are unchanged after a return or RETFIE instruction is executed. The user must set up PCLATH for any subsequent CALL's or GOTO's
 - 2: PCLATH<4> is not used in these PICmicro® devices. The use of PCLATH<4> as a general purpose read/ write bit is not recommended, since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG
          0x500
    BSF
          PCLATH, 3
                    ; Select page 1 (800h-FFFh)
    CALL
          SUB1 P1
                    ; Call subroutine in
                     ; page 1 (800h-FFFh)
    ORG
          0x900
                     ;page 1 (800h-FFFh)
SUB1 P1
                    ; called subroutine
                     ;page 1 (800h-FFFh)
    RETURN
                     ;return to Call subroutine
                    ;in page 0 (000h-7FFh)
```

4.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-4.


A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR,F	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
CONTINUE			
	: . T C		;yes continue

Note: Maintain the IRP and RP1 bits clear.

FIGURE 4-4: DIRECT/INDIRECT ADDRESSING



5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is a 6-bit latch.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

On the PIC16C73B/74B, PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On all RESETS, pins with analog functions are configured as analog and digital inputs.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1: INITIALIZING PORTA (PIC16C73B/74B)

BCF	STATUS,	RP0	in COM
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RP0	; Select Bank 1
MOVLW	0x06		; Configure all pins
MOVWF	ADCON1		; as digital inputs
MOVLW	0xCF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<5:4> as outputs
			; TRISA<7:6> are always
			; read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS




FIGURE 5-2: BLOCK DIAGRAM OF




TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function			
RA0/AN0 ⁽¹⁾	bit0	TTL	Digital input/output or analog input.			
RA1/AN1 ⁽¹⁾	bit1	1. TTL	Digital input/output or analog input.			
RA2/AN2 ⁽¹⁾	bit2	TITL	Digital input/output or analog input.			
RA3/AN3/VREF ⁽¹⁾	bit3	TTLO	Digital input/output or analog input or VREF.			
RA4/T0CKI bit4 ST		ST	Digital input/output or external clock input for Timer0. Output is open drain type.			
RA5/SS/AN4 ⁽¹⁾	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input.			

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The A/D is not implemented on the PIC16C63A/65B. Pins will operate as digital I/O only. ADCON1 is not implemented; maintain this register clear.

SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
05h	PORTA	TA	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	T.TW	_	PORTA I	PORTA Data Direction Register					11 1111	11 1111
9Fh	ADCON1 ⁽¹⁾	NEW	<u> </u>	ZI.A.	NW.10	24 C	PCFG2	PCFG1	PCFG0	000	

 $\label{eq:locations} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented locations read as '0'}. \ \textbf{Shaded cells are not used by PORTA}.$

WW 100Y.COM.TW

WWW.100Y.C


Note 1: The A/D is not implemented on the PIC16C63A/65B. Pins will operate as digital I/O only. ADCON1 is not implemented; maintain this register clear.

5.2 **PORTB and TRISB Registers**

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: **BLOCK DIAGRAM OF** RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.


This interrupt-on-mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "Implementing Wake-up on Key Stroke" (AN552).

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 13.5.1.

FIGURE 5-4: **BLOCK DIAGRAM OF RB7:RB4 PINS**



bit(s) and clear the RBPU bit (OPTION_REG<7>).

TABLE 5-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TIL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	WW.100	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TIL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	PORTB	Data Directi	on regist	er	01.0	·M	LA		1111 1111	1111 1111
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

WWW.100Y.COM.

WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TATES 100Y.COM.TW

WWW.100Y.C


5.3 PORTC and TRISC Registers

PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 5-5: PORTC BLOCK DIAGRAM



Note 1: I/O pins have diode protection to VDD and Vss.

WW.100Y.COM.TW

- Port/Peripheral select signal selects between port data and peripheral output.
- Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 5-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the Synchronous Serial Clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port Data output.
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data.

Legend: ST = Schmitt Trigger input

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC I	Data Direc	tion registe	er	1	VV .	W.100	*1 CO	1111 1111	1111 1111

Legend: x = unknown, u = unchanged

5.4 **PORTD and TRISD Registers**

The PIC16C63A and PIC16C73B do not Note: provide PORTD. The PORTD and TRISD registers are not implemented.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configured as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

FIGURE 5-6: PORTD BLOCK DIAGRAM Data Bus WR Port CK Data Latch D Q WR TRIS Schmitt CK Trigger TRIS Latch Input Buffer **RD TRIS** D ΕN **RD Port** Note 1: I/O pins have protection diodes to VDD and Vss.

TABLE 5-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port mode.

SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTE	Data D	irection r	egister		MM	100	1.0	1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	N —	PORTE D	ata Direction	on bits	0000 -111	0000 -111

THE TONY COM.TW

5.5 PORTE and TRISE Register

- Note 1: The PIC16C63A and PIC16C73B do not provide PORTE. The PORTE and TRISE registers are not implemented.
 - 2: The PIC16C63A/65B does not provide an A/D module. A/D functions are not implemented.

PORTE has three pins: RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configured as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and that register ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.


Register 5-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins may be multiplexed with analog inputs (PIC16C74B only). The operation of these pins is selected by control bits in the ADCON1 register. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0's.

FIGURE 5-7: PORTE BLOCK DIAGRAM



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE 5-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

REGISTER 5-1: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	100=	TRISE2	TRISE1	TRISE0
hit 7			4// //	.001.0			hit ∩

bit 7 IBF: Input Buffer Full Status bit

1 = A word has been received and is waiting to be read by the CPU

0 = No word has been received

bit 6 OBF: Output Buffer Full Status bit

1 = The output buffer still holds a previously written word

0 = The output buffer has been read

bit 5 IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode)

1 = A write occurred when a previously input word has not been read (must be cleared in software)

0 = No overflow occurred

bit 4 PSPMODE: Parallel Slave Port Mode Select bit

1 = Parallel Slave Port mode0 = General purpose I/O mode

bit 3 Unimplemented: Read as '0'

bit 2 TRISE2: Direction Control bit for pin RE2/CS/AN7

1 = Input0 = Output

bit 1 TRISE1: Direction Control bit for pin RE1/WR/AN6

1 = Input 0 = Output

bit 0 TRISE0: Direction Control bit for pin RE0/RD/AN5

1 = Input0 = Output

-n = Value at POR

'0' = Bit is cleared

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
09h	PORTE	$^{(\cdot \varphi_{N}}$	0°	$C_{\Theta_{J_{J_{J}}}}$			RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	Data Direct	ion bits	0000 -111	0000 -111
9Fh	ADCON1	1 V T	1.7 0 0.		$M_{1,\overline{1,1,1}}$	_	PCFG2	PCFG1	PCFG0	000	000

'1' = Bit is set

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

x = Bit is unknown

5.6 Parallel Slave Port (PSP)

Note: The PIC16C63A and PIC16C73B do not provide a parallel slave port. The PORTD, PORTE, TRISD and TRISE registers are not implemented.

PORTD operates as an 8-bit wide Parallel Slave Port (PSP), or microprocessor port when control bit PSP-MODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by the external world, through RD control input pin RE0/RD/AN5 and WR control input pin RE1/WR/AN6.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD/AN5 to be the RD input, RE1/WR/AN6 to be the WR input and RE2/CS/AN7 to be the $\overline{\text{CS}}$ (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set) and the A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data out (from the PICmicro® MCU) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored since the external device is controlling the direction of data flow.

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low. When either the $\overline{\text{CS}}$ or $\overline{\text{WR}}$ lines become high (level triggered), then the Input Buffer Full (IBF) status flag bit (TRISE<7>) is set on the Q4 clock cycle, following the next Q2 cycle, to signal the write is complete (Figure 5-9). The interrupt flag bit PSPIF (PIR1<7>) is also set on the same Q4 clock cycle. IBF can only be cleared by reading the PORTD input latch. The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if a second write to the PSP is attempted when the previous byte has not been read out of the buffer.


A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 5-10), indicating that the PORTD latch is waiting to be read by the external bus. When either the $\overline{\text{CS}}$ or $\overline{\text{RD}}$ pin becomes high (level triggered), the interrupt flag bit PSPIF is set on the Q4 clock cycle, following the next Q2 cycle, indicating that the read is complete. OBF remains low until data is written to PORTD by the user firmware.

When not in PSP mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in firmware.

An interrupt is generated and latched into flag bit PSPIF when a read or write operation is completed. PSPIF must be cleared by the user in firmware and the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-8:

PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






FIGURE 5-10: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	Port dat	a latch v	vhen writ	ten, Port pins	when rea	nd	1.100 1.	COM.	xxxx xxxx	uuuu uuuu
09h	PORTE	AM	7710	OFC	TIN	_	RE2	RE1	RE0	xxx	uuu
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
89h	TRISE	IBF	OBF	IBOV	PSPMODE	W —	PORTE I	Data Direct	ion Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	_	MA	~ ~ 0	J 1	TY	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

TENTAL INNV.COM.TW

6.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- · 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In counter mode, Timer0 will increment, either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the watchdog timer. The prescaler is not readable or writable. Section 6.3 details the operation of the prescaler.

6.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



6.2 Using Timer0 with an External Clock

The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the synchronized input on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification for the desired device.

6.3 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the watchdog timer. A prescaler assignment for the Timer0

module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

REGISTER 6-1: OPTION_REG REGISTER

-	RBPU bit 7	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0 bit 0	Ţ
4	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	1

bit 7 RBPU

bit 6 INTEDG

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1:256	1 : 128

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Legend:	M. I.	M.Ing. COM.	W.
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

Note: To avoid an unintended device RESET, the instruction sequence shown in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023, Section 11.6) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
01h	TMR0	Timer0	Module's re	egister						xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- · As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 9.0) using the special event trigger. Register 7-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PICmicro TM Mid-range MCU Family Reference Manual (DS33023).

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ı	_ <	$M_{\overline{M}}$	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
	bit 7	TIN.	00	Mi	-777	N.10	COM	bit 0

bit 7-6 Unimplemented: Read as '0

bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 T10SCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut-off (The oscillator inverter is turned off to eliminate power drain)

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

7.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.


7.2 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 7-1: TIMER1 BLOCK DIAGRAM



7.3 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.1).

In Asynchronous Counter mode, Timer1 can not be used as a time-base for capture or compare operations.

7.3.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

7.4 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

<u> </u>			
Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF
	100 kHz	15 pF	15 pF
MMir	200 kHz	15 pF	15 pF
These va	alues are for d	design guida	nce only.
Crystals Tes	sted:	IM	
32.768 kHz	Epson C-001	1R32.768K-A	± 20 PPM
100 kHz	Epson C-2 1	00.00 KC-P	± 20 PPM
200 kHz	STD XTL 20	0.000 kHz	± 20 PPM
	gher capacitan		•

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

7.5 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 and CCP2 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other resets, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding reg	ister for the	e Least Sign	ificant Byte o	of the 16-bit T	MR1 registe	er		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	Holding register for the Most Significant Byte of the 16-bit TMR1 register							xxxx xxxx	uuuu uuuu
10h	T1CON	_	-	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

Additional information on timer modules is available in the PICmicro $^{\text{TM}}$ Mid-Range MCU Family Reference Manual (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- · a write to the TMR2 register
- · a write to the T2CON register
- any device RESET (POR, BOR, MCLR Reset, or WDT Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate the shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
V	- TV	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
b	it 7	- 1		CO	W.	W	MM	bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

10

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared x = Bit is unknown

力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 Mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	od register							1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

9.0 CAPTURE/COMPARE/PWM **MODULES**

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 9-1 and Table 9-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

CCP1 Module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

CCP2 Module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) and in "Using the CCP Modules" (AN594).

TABLE 9-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 9-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

WWW.100Y.COM.TV WWW.100Y.CO 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

REGISTER 9-1: CCP1CON REGISTER/CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
100	W.	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7	N. Co	TW		- 100 Y.	TIV		bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 CCPxX:CCPxY: PWM Least Significant bits

Capture mode: Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1001 = Compare mode, clear output on match (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following and is configured using CCPxCON<3:0>:

- Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the previous captured value is overwritten by the new captured value.

9.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ; Turn CCP module off

MOVLW NEW_CAPT_PS ; Load the W reg with
 ; the new prescaler
 ; move value and CCP ON

MOVWF CCP1CON ; Load CCP1CON with this
 ; value
```

W.100Y.COM.TW


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



9.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

9.3 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 9.3.3.

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 9-4: PWM OUTPUT



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 8.1) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

Resolution
$$=\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 9-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1,00	1,13	1	W 1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 9-4: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	11	01 1 00	<u>-</u> CO	VII	-	WE	700	CCP2IF	0	0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	-N	1 1	UOŽ.C.	TT	_	MA	700	CCP2IE	0	0
87h	TRISC	PORTC D	ata Direction	on register	Obs	W	WW	71.00	M.Co.	1111 1111	1111 1111
0Eh	TMR1L	Holding re	gister for t	he Least Sig	nificant Byte	of the 16-bit	TMR1 regis	ter	MY.CO	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding re	gister for t	he Most Sig	nificant Byte	of the 16-bit	TMR1 regist	er	ov C	xxxx xxxx	uuuu uuuu
10h	T1CON	_	11	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/C	ompare/P\	NM register	1 (LSB)	M.T.W		111	700 1.	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/P\	NM register	1 (MSB)	WIN		MAL	N 100Y	xxxx xxxx	uuuu uuuu
17h	CCP1CON	W-	-4	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/C	ompare/P\	NM register:	2 (LSB)	ON	N	WV	144.5	xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	ompare/P\	NM register:	2 (MSB)	CO_{Mr}		VIV.	MMI	xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	U.L.	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16C63A/73B; always maintain these bits clear.

2: The A/D is not implemented on the PIC16C63A/65B; always maintain these bits clear.

TABLE 9-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	<u> </u>	CO_{Mr}	~ <u>N</u>		MA . r.	~~+CC	-	CCP2IF	0	0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	-100	1.00	1721		14.	1001.		CCP2IE	0	0
87h	TRISC	PORTC D	ata Direction	n register	•	MMA	Anny.	Con	TW	1111 1111	1111 1111
11h	TMR2	Timer2 Mo	odule's regis	ter	KT.	TANV.	1.10.	COMP.	-WN	0000 0000	0000 0000
92h	PR2	Timer2 Mo	odule's Perio	od register	7	-41	W.100	CON		1111 1111	1111 1111
12h	T2CON	M 4.	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/C	ompare/PW	'M register1	(LSB)	W	114.	NY.CO	W	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/PW	'M register1	(MSB)	-1	WW.IV	×1 CC	Mr.	xxxx xxxx	uuuu uuuu
17h	CCP1CON	$M_{\overline{A}_{\alpha}}$	*1 1 0 07	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/C	ompare/PW	'M register2	(LSB)		MM	100 X.C	TIME	xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	ompare/PW	'M register2	(MSB)		WWW	· Voo	Con	xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	7	-×#10	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, -= unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I^2 C Multi-Master Environment."

10.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- · Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:


Slave Select (SS) RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 10-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set
- ADCON1 must configure RA5 as a digital I/O pin.
 - Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE = '1', then the SS pin control must be enabled.

REGISTER 10-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	N S	R/W	UA	BF
1:4 7					- 17 W		L:1.0

bit 0

bit 7 SMP: SPI Data Input Sample Phase

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time (Microwire®)

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

I²C mode:

This bit must be maintained clear

bit 6 CKE: SPI Clock Edge Select (see Figure 10-2, Figure 10-3, and Figure 10-4)

 $\frac{SPI \text{ mode:}}{CKP = 0:}$

1 = Data transmitted on rising edge of SCK (Microwire alternate)

0 = Data transmitted on falling edge of SCK

CKP = 1:

1 = Data transmitted on falling edge of SCK (Microwire default)

0 = Data transmitted on rising edge of SCK

I²C mode

This bit must be maintained clear

bit 5 D/A: Data/Address bit (I²C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4 **P:** STOP bit (I²C mode only). This bit is cleared when the SSP module is disabled, or when the START bit is detected last. SSPEN is cleared.

1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)

0 = STOP bit was not detected last

bit 3 S: START bit (I²C mode only). This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last. SSPEN is cleared.

1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)

0 = START bit was not detected last

bit 2 R/W: Read/Write bit information (I²C mode only). This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or ACK bit.

1 = Read

0 = Write

bit 1 **UA:** Update Address (10-bit I²C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0 BF: Buffer Full Status bit

Receive (SPI and I²C modes):

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

1 = Transmit in progress, SSPBUF is full

0 = Transmit complete, SSPBUF is empty

Legend:

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

特力材料886-3-5753170

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

胜特力电子(上海) 86-21-54151736

REGISTER 10-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

bit 7			M A.	1007.	117		bit 0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
R/W-0							

bit 0

- WCOL: Write Collision Flag bit
 - 1 = The SSPBUF register was written while still transmitting the previous word (must be cleared in software)
 - No collision
- SSPOV: Synchronous Serial Port Overflow Flag bit

- 1 = A new byte was received while the SSPBUF register is still holding the previous unread data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow

In I²C mode:

- 1 = A byte was received while the SSPBUF register is still holding the previous unread byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.
- 0 = No overflow
- SSPEN: Synchronous Serial Port Enable bit. When enabled, the SSP pins must be properly bit 5 configured as input or output.

In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- **CKP:** Clock Polarity Select bit

In SPI mode:

- 1 = Idle state for clock is a high level (Microwire default)
- 0 = Idle state for clock is a low level (Microwire alternate)

In I²C mode:

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.

 $0110 = I^2C$ Slave mode, 7-bit address

 $0111 = I^2C$ Slave mode, 10-bit address

1011 = I²C firmware controlled Master mode (Slave idle)

1110 = I²C Slave mode, 7-bit address with START and STOP bit interrupts enabled

1111 = I²C Slave mode, 10-bit address with START and STOP bit interrupts enabled

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 2000 Microchip Technology Inc.

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

Http://www. 100y. com. tw

胜特力电子(深圳) 86-755-83298787

FIGURE 10-2: SPI MODE TIMING, MASTER MODE





FIGURE 10-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATEN 100Y.COM.TW

WWW.100Y.C

FIGURE 10-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)




TABLE 10-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	PORTC Da	ta Directio	on registe	Trac	√ CO	Mr.	J	WW	1111 1111	1111 1111
13h	SSPBUF	Synchrono	us Serial F	Port Rece	ive Buff	er/Transm	nit register	×1		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	- N.T	N	PORTA	PORTA Data Direction register						11 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

WWW.100Y.COM.TW

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

WW 100Y.COM.TW

WWW.100Y.COM.T 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


10.3 SSP I²C Operation

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on START and STOP bits in hardware to facilitate firmware implementation of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer, the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. External pull-up resistors for the SCL and SDA pins must be provided in the application circuit for proper operation of the I²C module.

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 10-5: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I²C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- · SSP Shift Register (SSPSR) not directly accessible
- SSP Address Register (SSPADD)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with START and STOP bit interrupts enabled to support firmware Master mode
- I²C Slave mode (10-bit address), with START and STOP bit interrupts enabled to support firmware Master mode
- I²C START and STOP bit interrupts enabled to support firmware Master mode, Slave is idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I^2C operation can be found in the PICmicroTM Mid-Range MCU Family Reference Manual (DS33023).

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically generates the acknowledge (ACK) pulse, and then loads the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. They include (either or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have minimum high and low times for proper operation. The high and low times of the I²C specification, as well as the requirement of the SSP module, is shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- The buffer full bit, BF is set.
- An ACK pulse is generated.
- SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 10-7). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 - 9 for slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and 3. clear flag bit SSPIF.
- Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of address, if match releases SCL line, this will clear bit UA.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive Repeated START condition. 7.
- Receive first (high) byte of address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 10-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Fransfer is Received BF SSPOV		$SSPSR \to SSPBUF$	Generate ACK	Set bit SSPIF (SSP Interrupt occurs		
			Pulse	if enabled)		
0	0 0	Yes	Yes	Yes		
1	1000	No	No	Yes, SSPOV is set		
1	1v.Cu	No	No No	Yes		
0	W.101	ON No	No	Yes		

10.3.1.2 Reception


When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as any situation where a received byte in SSPBUF is overwritten by the next received byte before it has been read. An overflow has occurred when:

- a) The Buffer Full flag bit, BF(SSPSTAT<0>) was set, indicating that the byte in SSPBUF was waiting to be read when another byte was received. This sets the SSPOV flag.
- b) The overflow flag, SSPOV (SSPCON1<6>) was set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 10-6: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}) , the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.





10.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (an SSP Interrupt will occur, if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode idle (SSPM3:SSPM0 = 1011), or with the slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

10.3.3 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 10-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchrono	ous Serial	Port Rece	eive Buff	er/Transn	nit registe	r coy	I. I	xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	ous Serial	Port (I ² C	mode) A	Address re	egister	-1 CC	$M_{1,1}$	0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽³⁾	CKE ⁽³⁾	D/\overline{A}	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC 🕥	PORTC D	ata Direct	Mo	1111 1111	1111 1111					

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'.

Shaded cells are not used by SSP module in I²C mode.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: ADIF and ADIE are reserved on the PIC16C63A/65B; always maintain these bits clear.

3: Maintain these bits clear in I²C mode.

11.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured

as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- · Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bits SPEN (RCSTA<7>) and TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the universal synchronous asynchronous receiver transmitter.

REGISTER 11-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

bit 7	100	M.	1.4.	1	1100	OM:	bit 0
CSR	TX9	TXEN	SYNC	WWW	BRGH	TRMT	TX9D
R/W-	0 R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

1 = Master mode (Clock generated internally from BRG)

0 = Slave mode (Clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

Note: SREN/CREN overrides TXEN in SYNC mode.

bit 4 SYNC: USART Mode Select bit

1 = Synchronous mode0 = Asynchronous mode

0 = Asylicilionous mode

bit 3 **Unimplemented:** Read as '0'

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 **TX9D:** 9th bit of Transmit Data. Can be parity bit.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 2000 Microchip Technology Inc.

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

REGISTER 11-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	700 T. C.	FERR	OERR	RX9D
bit 7	N.C	TW	1/1/1/1	11007.	-31 TV		bit 0

bit 0

SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

RX9: 9-bit Receive Enable bit bit 6

> 1 = Selects 9-bit reception 0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode - Master

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

CREN: Continuous Receive Enable bit bit 4

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 Unimplemented: Read as '0'

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

OERR: Overrun Error bit bit 1

1 = Overrun error (can be cleared by clearing bit CREN)

bit 0 RX9D: 9th bit of Received Data. (Can be parity bit. Calculated by firmware.)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown

料 886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

11.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 11-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 11-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

11.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times near the center of each bit time by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 11-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0, 0	(Asynchronous) Baud Rate = Fosc/(64(SPBRG+1))	Baud Rate = Fosc/(16(SPBRG+1))
11001	(Synchronous) Baud Rate = Fosc/(4(SPBRG+1))	N/A

TABLE 11-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEN	SYNC	<u> </u>	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	00,	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud Ra	aud Rate Generator register								0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

11.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8 bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

11.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and the USART Transmit Flag bit TXIF (PIR1<4>) is set.


This interrupt can be enabled/disabled by setting/clearing the USART Transmit Enable bit TXIE (PIE1<4>). The flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 11-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 11-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

FIGURE 11-1: USART TRANSMIT BLOCK DIAGRAM



Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 11.1)
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set interrupt enable bits TXIE (PIE1<4>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- If 9-bit transmission is desired, then set transmit bit TX9.
- 5. Enable the transmission by setting bit TXEN, which will also set flag bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).

FIGURE 11-2: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 11-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 11-3: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Re	gister			Maria .	100 X.C	717	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	or Registe	er T	•	M. M.	-1100		0000 0000	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

11.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 11-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, USART Receive Flag bit RCIF (PIR1<5>) is set. This interrupt can be enabled/disabled by setting/clearing the USART Receive Enable bit RCIE (PIE1<5>).

Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buff-

ered register, i.e., it is a two-deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received; therefore, it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register, in order not to lose the old FERR and RX9D information.

FIGURE 11-4: USART RECEIVE BLOCK DIAGRAM



Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 11.1).
- Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- If interrupts are desired, set interrupt enable bits RCIE (PIE1<5>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- 4. If 9-bit reception is desired, then set bit RX9.

- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.

FIGURE 11-5: ASYNCHRONOUS RECEPTION




TABLE 11-4: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	$M_{\overline{A}_{A}}$.	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive reg	gister		TWW	To-	$CO_{D_{\mathbf{I}}}$	CVV	0000 0000	0000 0000
8Ch	PIE1	PSPIE(1)	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	MT.	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rat	e Generat	or registe	r	MM	100	Y.C	WILL	0000 0000	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

11.2.3 USART SYNCHRONOUS MASTER MODE

In Synchronous Master mode, the data is transmitted in a half-duplex manner, i.e., transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

11.2.4 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 11-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt flag bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 11-6). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 11-7). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN, or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from Hi-impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- Initialize the SPBRG register for the appropriate baud rate (Section 11.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- If interrupts are desired, set interrupt enable bits TXIE (PIE1<4>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

TABLE 11-5: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART T	ransmit R	egister	TW	•	MAL	-1100Y	.00	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_{K1} —	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rat	e Genera	tor Regis		0000 0000	0000 0000				

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

FIGURE 11-6: SYNCHRONOUS TRANSMISSION





FIGURE 11-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



11.2.5 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The interrupt from the USART can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e., it is a two-deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, and no further data will be received: therefore, it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- Initialize the SPBRG register for the appropriate baud rate. (Section 11.1)
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set interrupt enable bits RCIE (PIE1<5>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- 5. If 9-bit reception is desired, then set bit RX9.
- If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW 100Y.COM.TW

TABLE 11-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_ \	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive reg	0000 0000	0000 0000						
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator register								0000 0000	0000 0000


Legend: u = unchanged, x = unknown, -= unimplemented, read as '0'.

Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

FIGURE 11-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



11.3 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

11.3.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If interrupt enable bits TXIE and PEIE are set, the interrupt will wake the chip from SLEEP. If GIE is set, the program will branch to the interrupt vector (0004h), otherwise execution will resume from the instruction following the SLEEP instruction.

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, set interrupt enable bits TXIE (PIE1<4>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- 4. If 9-bit transmission is desired, set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

11.3.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous Master and Slave modes is identical, except in the case of the SLEEP mode. Also, bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register. If interrupt enable bits RCIE and PEIE are set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h), otherwise execution will resume from the instruction following the SLEEP instruction.

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, set interrupt enable bits RCIE (PIE1<5>), PEIE (INTCON<6>), and GIE (INTCON<7>), as required.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

TABLE 11-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_ `	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Transmit register								0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator register								0000 0000	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

TABLE 11-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF ⁽²⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Receive register								0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE ⁽²⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	~ √ .C	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator register								0000 0000	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C63A/73B; always maintain these bits clear.

2: Bits ADIE and ADIF are reserved on the PIC16C63A/65B; always maintain these bits clear.

12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Note: The PIC16C63A and PIC16C65B do not include A/D modules. ADCON0, ADCON1 and ADRES registers are not implemented. ADIF and ADIE bits are reserved and should be maintained clear.

The 8-bit Analog-to-Digital (A/D) converter module has five inputs for the PIC16C73B and eight for the PIC16C74B.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD), or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 12-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 12-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) and in Application Note, AN546.

特力材料886-3-5753170

胜特力电子(深圳) 86-755-83298787

胜特力电子(上海) 86-21-54151736

Http://www. 100y. com. tw

REGISTER 12-1: ADCON0 REGISTER (ADDRESS 1Fh)

bit 7	-111	Too	OM.		TANN.I	ODDA	bit 0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	.Co	ADON
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

010 = channel 2, (RA2/AN2)

011 = channel 3, (RA3/AN3)

100 = channel 4, (RA5/AN4)

101 = channel 5, (RE0/AN5)⁽¹⁾

110 = channel 6, (RE1/AN6)(1)

111 = channel 7, $(RE2/AN7)^{(1)}$

bit 2 GO/DONE: A/D Conversion Status bit

If ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
- 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is operating
 - 0 = A/D converter module is shut-off and consumes no operating current

Note 1: A/D channels 5, 6 and 7 are implemented on the PIC16C74B only.

Legend:		N.M. TOWN COMP.
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown

REGISTER 12-2: ADCON1 REGISTER (ADDRESS 9Fh)

ADCON1	REGISTER	(ADDRE	SS 9Fh)				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
- 100°	· AU	_	- NA .	N.100	PCFG2	PCFG1	PCFG0
hit 7	N.Co		41/4/	1003.		N	hit 0

bit 2-0 WWW.100X.COM.TW

PCFG2:PCFG0: A	A/D Port	Configu	ıration C	ontrol bi	ts				
PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 ⁽¹⁾	RE1 ⁽¹⁾	RE2 ⁽¹⁾	VRE
000	Α	Α	Α	Α	Α	()\A	Α	Α	VDE
001	AC	Α	Α	Α	VREF	A	Α	Α	RAS
010	Α	A	Α	Α	Α	D	D	D	VDE
011	Α	Α	Α	Α	VREF	D	D	D	RAS
100	Α	Α	D	D	Α	D00	D	D	VDE
101	Α	A	D	D	VREF	D	D	D	RAS
11x	D	D	D	_ D	D	D	D	D	VDE

W.100Y.COM.TW

TATES 100Y.COM.TW

WWW.100Y.C'

Legend:	NW 100Y.CO	LM My 100x
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unkr

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

W.100Y.COM.TW

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference, and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- Configure A/D interrupt (if desired):
 - Clear ADIF bit (PIR1<6>)
 - Set ADIE bit (PIE1<6>)
 - Set PEIE bit (INTCON<6>)
 - Set GIE bit (INTCON<7>)


- 3. Wait the required acquisition time.
- 4. Set GO/DONE bit (ADCON0) to start conversion.
- Wait for A/D conversion to complete, by either: Polling for the GO/DONE bit to be cleared (if interrupts are disabled);

OR

Waiting for the A/D interrupt.

- Read A/D result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.

FIGURE 12-1: A/D BLOCK DIAGRAM



12.1 A/D Acquisition Requirements


For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 12-2. The source impedance affects the offset voltage at the analog input (due to pin leakage current).

The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed), the acquisition time (TACQ) must pass before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

For more information, see the PICmicroTM Mid-Range MCU Family Reference Manual (DS33023). In general, however, given a maximum source impedance of $10 \text{ k}\Omega$ and a worst case temperature of 100°C , TACQ will be no more than $16 \text{ }\mu\text{sec}$.

FIGURE 12-2: ANALOG INPUT MODEL



EQUATION 12-1: ACQUISITION TIME

12.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2 Tosc
- 8 Tosc
- 32 Tosc
- Internal RC oscillator (2 6 μS)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time (parameter #130).

12.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.

- 2: Analog levels on any pin that is defined as a digital input, but not as an analog input, may cause the input buffer to consume current that is out of the devices specification.
- **3:** The TRISE register is not provided on the PIC16C73B.

12.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, an acquisition is automatically started on the selected channel. The GO/DONE bit can then be set to start another conversion.

12.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/\overline{DONE} bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

12.6 Effects of a RESET

A device RESET forces all registers to their RESET state. The A/D module is disabled and any conversion in progress is aborted. All pins with analog functions are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

12.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

TABLE 12-1: SUMMARY OF A/D REGISTERS (PIC16C73B/74B ONLY)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2		Win	~~~CC	JAN - AN	_	WY	<u>- 07</u>	CCP1IF	0	0
8Dh	PIE2		1. W.	00 = ~	$0M_{T_L}$	_	= 1	1.700	CCP1IE	0	0
1Eh	ADRES	A/D Result	t register	1007.	TIME	N	M.	XX 100	1.0	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	-10	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_	TATE OF	100	$CO_{D_{1}}$	-XX	PCFG2	PCFG1	PCFG0	000	000
05h	PORTA	_		RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	MAIN	PORTA D	ata Direction re	gister	1	-33	1007.	11 1111	11 1111
09h	PORTE	N -	-T/V	We -	M. GOD	W.	RE2	RE1	RE0	xxx	Nuuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	VI -	PORTE Data	a Direction	bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC6C63A/73B; always maintain these bits clear.

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100

TATEN 1001Y.COM.TW

WWW.100Y.C

WWW.100Y.COM

W.100Y.COM.TW

WWW.100Y.COM.TW

13.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- ID locations
- In-Circuit Serial Programming (ICSP)

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two

timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only and is designed to keep the part in RESET, while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, WDT wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

13.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space, and can be accessed only during programming.

REGISTER 13-1: CONFIGURATION WORD (CONFIG 2007h)

CP1	CP0	CP1	CP0	CP1	CP0	007.	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1 F	OSC0
bit 13	1 CO	Ar.	ĸ.	TX.	MAN	OV	COL	TW			. 00	V.Co.	bit 0

bits 13-8, CP1:CP0: Code Protection bits⁽²⁾

5-4 11 = Code protection off

10 = Upper half of program memory code protected

01 = Upper 3/4th of program memory code protected

00 = All memory is code protected

bit 7 Unimplemented: Read as '1'

bit 6 **BODEN**: Brown-out Reset Enable bit⁽¹⁾

1 = BOR enabled

0 = BOR disabled

bit 3 **PWRTE**: Power-up Timer Enable bit⁽¹⁾

1 = PWRT disabled

0 = PWRT enabled

bit 2 WDTE: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator

10 = HS oscillator

01 = XT oscillator

00 = LP oscillator

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of PWRTE.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

13.2 Oscillator Configurations

13.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

13.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP, or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 13-1). The PIC16CXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 13-2). See the PICmicro™ MidRange MCU Reference Manual (DS33023) for details on building an external oscillator.


FIGURE 13-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



See Table 13-1 and Table 13-2 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 13-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CANNI TOUR COM.TW

TABLE 13-1: CERAMIC RESONATORS

Ranges Tes	sted:	COM		
Mode	Freq	OSC1	OSC2	
XT	455 kHz	68 - 100 pF	68 - 100 pF	
	2.0 MHz 4.0 MHz	15 - 68 pF 15 - 68 pF	15 - 68 pF 15 - 68 pF	
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF	
	notes following	for design guida g Table 13-1 and	1 1 1 2 1	
455 kHz	Panasonic EF	O-A455K04B	± 0.3%	
2.0 MHz	Murata Erie C	SA2.00MG	± 0.5%	
4.0 MHz	Murata Erie C	SA4.00MG	± 0.5%	
8.0 MHz	Murata Erie C	SA8.00MT	± 0.5%	
16.0 MHz	Murata Erie C	SA16.00MX	± 0.5%	
Note: Res	sonators used o	lid not have built-i	n capacitors.	

TABLE 13-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF
		for design guida g Table 13-1 and	•
Crystals Use	- 1007	COM	Table 13-2.
	ed: (1.100)	1R32.768K-A	± 20 PPM
Crystals Use	ed: (1.100)	1R32.768K-A	
Crystals Use	ed: Epson C-00°	1R32.768K-A 0.000KHz	± 20 PPM
Crystals Use 32 kHz 200 kHz	Epson C-00°	1R32.768K-A 0.000KHz 0-13-1	± 20 PPM ± 20 PPM
32 kHz 200 kHz 1 MHz	Epson C-00° STD XTL 20 ECS ECS-10 ECS ECS-40	1R32.768K-A 0.000KHz 0-13-1	± 20 PPM ± 20 PPM ± 50 PPM


- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 3: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Oscillator performance should be verified at the expected voltage and temperature extremes in which the application is expected to operate.

13.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. The oscillator frequency will vary from unit to unit due to normal process variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 13-3 shows how the R/C combination is connected to the PIC16CXX.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 13-3: RC OSCILLATOR MODE



13.3 RESET

The PIC16CXX differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- · WDT Reset (normal operation)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on POR, on the MCLR and WDT Reset,


on MCLR Reset during SLEEP, and on BOR. The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 13-4. These bits are used in software to determine the nature of the RESET. See Table 13-6 for a full description of RESET states of all registers.

A simplified block diagram of the on-chip RESET circuit is shown in Figure 13-4.

The PICmicro devices have a MCLR noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that internal RESET sources do not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 13-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



13.4 RESETS

13.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (parameters D003 and D004, in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the \overline{MCLR} pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a POR.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. The device may be held in RESET by keeping MCLR at Vss.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

13.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up from the POR. The PWRT operates on an internal RC oscillator. The device is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip, due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

13.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay, if enabled. This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

13.4.4 BROWN-OUT RESET (BOR)

The configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

13.4.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 13-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 13-6 shows the RESET conditions for all the registers.

13.4.6 POWER CONTROL/STATUS REGISTER (PCON)

The Brown-out Reset Status bit, BOR, is unknown on a POR. It must be set by the user and checked on subsequent RESETS to see if bit BOR was cleared, indicating a BOR occurred. The BOR bit is not predictable if the Brown-out Reset circuitry is disabled.

The Power-on Reset Status bit, POR, is cleared on a POR and unaffected otherwise. The user must set this bit following a POR and check it on subsequent RESETS to see if it has been cleared.

TABLE 13-3: TIME-OUT IN VARIOUS SITUATIONS

0	Power	-up	N.To.	Walas (sam. 0) EED
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	Wake-up from SLEEP
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC RC	72 ms	$L_M = M$	72 ms	_

TABLE 13-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	W.100X.COM.TW WW.100X.COM.TW
0	х	1	1	Power-on Reset
Y o	х	0	х	Illegal, TO is set on POR
0.0	x	√ x	0	Illegal, PD is set on POR
1, C	0	1	1	Brown-out Reset
1	COL	0	1	WDT Reset
1	$\mathbf{C}0^{M}$	0	0	WDT Wake-up
1.100	101	u	u	MCLR Reset during normal operation
1100	1	Mi	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: x = don't care, u = unchanged

TABLE 13-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu C
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

THE TONY COM:TW

REGISTER 13-2: STATUS REGISTER

			4 1 1 1 1 1 1 1				
IRP	RP1	RP0	TO	PD	Z	DC	C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

REGISTER 13-3: PCON REGISTER

_	_	-11	N N.	OX-CO.	MITN	POR	BOR
---	---	-----	------	--------	------	-----	-----

TABLE 13-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Apı	plicabl	le Dev	ices	Power-on Reset Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	63A	65B	73B	74B	N/A	N/A	N/A
TMR0	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	63A	65B	73B	74B	0000h	0000h	PC + 1(2)
STATUS	63A	65B	73B	74B	0001 1xxx	000q quuu (3)	uuuq quuu(3)
FSR	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	63A	65B	73B	74B	0x 0000	0u 0000	uu uuuu
PORTB	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	63A	65B	73B	74B	xxx	uuu	uuu
PCLATH	63A	65B	73B	74B	C0 0000	0 0000	u uuuu
INTCON	63A	65B	73B	74B	0000 000x	0000 000u	uuuu uuuu(1)
Jan COM	63A	65B	73B	74B	-0 0000	-0 0000	-u uuuu(1)
1.100 x CO	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu(1)
PIR1	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu(1)
	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu(1)
PIR2	63A	65B	73B	74B	W 0 M.	0	(1)
TMR1L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	63A	65B	73B	74B	00 0000	uu uuuu	uu uuuu
TMR2	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
T2CON	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu
SSPBUF	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
CCPR1L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	63A	65B	73B	74B	00 0000	00 0000	uu uuuu
RCSTA	63A	65B	73B	74B	0000 -00x	0000 -00x	uuuu -uuu
TXREG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
RCREG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
CCPR2L	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu 🚺
CCP2CON	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu
ADRES	63A	65B	73B	74B	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

^{3:} See Table 13-5 for RESET value for specific condition.

TABLE 13-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices			ices	Power-on Reset Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt	
ADCON0	63A	65B	73B	74B	0000 00-0	0000 00-0	uuuu uu-u	
OPTION_REG	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu	
TRISA	63A	65B	73B	74B	11 1111	11 1111	uu uuuu	
TRISB	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu	
TRISC	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu	
TRISD	63A	65B	73B	74B	1111 1111	1111 1111	uuuu uuuu	
TRISE	63A	65B	73B	74B	0000 -111	0000 -111	uuuu -uuu	
Y.C. III	63A	65B	73B	74B	00 0000	00 0000	uu uuuu	
PIE1	63A	65B	73B	74B	0-00 0000	0-00 0000	u-uu uuuu	
PIET	63A	65B	73B	74B	-000 0000	-000 0000	-uuu uuuu	
	63A	65B	73B	74B	0000 0000	0000 0000	C uuuu uuuu	
PIE2	63A	65B	73B	74B	0	0	CΩu	
PCON	63A	65B	73B	74B	0q ⁽³⁾	uu	uu	
PR2	63A	65B	73B	74B	1111 1111	1111 1111	1111 1111	
SSPADD	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	63A	65B	73B	74B	00 0000	00 0000	uu uuuu	
TXSTA	63A	65B	73B	74B	0000 -010	0000 -010	uuuu -uuu	
SPBRG	63A	65B	73B	74B	0000 0000	0000 0000	uuuu uuuu	
ADCON1	63A	65B	73B	74B	000	000	uuu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

TATES TOMY.COM.TW

WWW.100Y.C

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

See Table 13-5 for RESET value for specific condition.

^{2:} When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector

13.5 Interrupts

The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2 and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack, and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or the GIE bit.


Note: If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged.
- The program branches to the interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes the execution of the RETFIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

Perform the following to ensure that interrupts are globally disabled:

```
LOOP BCF INTCON, GIE ; Disable global ; interrupt bit BTFSC INTCON, GIE ; Global interrupt ; disabled? GOTO LOOP ; NO, try again ; Yes, continue ; with program ; flow
```

FIGURE 13-5: INTERRUPT LOGIC



Device	TOIF	INTF	RBIF	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	CCP2IF
PIC16C63A	Yes	Yes	Yes	-	N.30	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C65B	Yes	Yes	Yes	Yes	- 	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C73B	Yes	Yes	Yes	- 11	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C74B	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

13.5.1 INT INTERRUPT

The external interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 13.8 for details on SLEEP mode.

13.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (see Section 6.0).

13.5.3 PORTB INTERRUPT-ON-CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

13.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 13-1 stores and restores the STATUS, W, and PCLATH registers. The register W_TEMP must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the ISR code.
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

EXAMPLE 13-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

```
MOVWF
                              ;Copy W to TEMP register, could be bank one or zero
           W TEMP
SWAPF
           STATUS, W
                              ; Swap status to be saved into W
CLRF
                              ;bank 0, regardless of current bank, Clears IRP, RP1, RP0
           STATUS
MOVWE
                              ; Save status to bank zero STATUS TEMP register
           STATUS TEMP
MOVF
           PCLATH, W
                              ;Only required if using pages 1, 2 and/or 3
MOVWF
           PCLATH TEMP
                              ;Save PCLATH into W
(ISR)
                                ;User ISR code goes here
MOVF
           PCLATH TEMP,
                              ; Restore PCLATH
MOVWF
           PCLATH
                              ; Move W into PCLATH
SWAPF
           STATUS TEMP,
                              ;Swap STATUS_TEMP register into W
                              ; (sets bank to original state)
MOVWF
           STATUS
                              ; Move W into STATUS register
SWAPF
           W TEMP, F
                              ; Swap W TEMP
SWAPF
           W TEMP, W
                              ; Swap W TEMP into W
```

13.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. The WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and resume normal operation (Watchdog Timer Wake-up).

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 13.1).

13.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (parameter #31, TWDT). The time-out periods vary with temperature, VDD, and process variations. If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control, by writing to the OPTION register. Time-out periods up to 128 TWDT can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT. In addition, the SLEEP instruction prevents the WDT from generating a RESET, but will allow the WDT to wake the device from SLEEP mode.

The TO bit in the STATUS register will be cleared upon a WDT time-out.

13.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 13-6: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 13-7: SUMMARY OF WATCHDOG TIMER REGISTERS

TABLE 13-7: SUMMARY OF WATCHDOG TIMER REGISTERS						RS				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2007h	Config. bits	9.X.F.C.	BODEN ⁽¹⁾	CP1	CP0	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 13-1 for operation of these bits.

13.8 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the WDT will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

13.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External RESET input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change or a Peripheral Interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 4. CCP Capture mode interrupt.
- Parallel Slave port read or write (PIC16C65B/74B only).
- 6. A/D conversion (when A/D clock source is RC).
- 7. USART TX or RX (Synchronous Slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

13.8.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 13-7: WAKE-UP FROM SLEEP THROUGH INTERRUPT



13.9 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices. Devices that are code protected may be erased, but not programmed again.

13.10 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the four least significant bits of the ID location are used.


13.11 In-Circuit Serial Programming

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 13-8: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 14-2 lists the instructions recognized by the MPASM TM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 14-2: PIC16CXX INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	е	Status	Notes	
Operands		11, 100x. CON'LA	WW.		MSb		LSb	Affected		
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS	Wix	700	-100	M.1	- 41			
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	N -	Clear W	1	00	0001	0000	0011	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff	XX	1,2,3	
IORWF	f, d	Inclusive OR W with f	1 1	00	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	N 1	00	1000	dfff	ffff	Z	1,2	
MOVWF	T.	Move W to f	1	00	0000	lfff	ffff	1.7		
NOP		No Operation	1	00	0000	0xx0	0000	WT		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	₫ 1,2	
SWAPF	f, d	Swap nibbles in f	1 1 1	00	1110	dfff	ffff	Time	1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	
BIT-ORIEN	TED FII	LE REGISTER OPERATIONS	MI.		-31	MW.	in.	COMP	TIN	
BCF (1)	f, b	Bit Clear f	1	01	00bb	bfff	ffff	MOD	1,2	
BSF	f, b	Bit Set f	111	01	01bb	bfff	ffff	Y.Co	1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb		ffff	- COD	3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff	01.0	3	
LITERAL A	ND CO	NTROL OPERATIONS	COST	W		MM	1	OON.CO	- 117	
ADDLW	k	Add literal and W	V (01	11	111x	kkkk	kkkk	C,DC,Z	Division	
ANDLW	- k	AND literal with W	11	11	1001	kkkk	kkkk	Z	Mo	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk	. VOO.		
CLRWDT	x=10	Clear Watchdog Timer	101	00	0000	0110	0100	TO,PD	CON	
GOTO	k	Go to address	2	10	1kkk		kkkk	1007		
IORLW	k 1	Inclusive OR literal with W	10	11	1000	kkkk	kkkk	Z	7 (0	
MOVLW	k	Move literal to W	10071	11	00xx	kkkk	kkkk	100	1.	
RETFIE		Return from interrupt	2	00	0000	0000	1001	M.	V C	
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk	10°	0 7.	
RETURN	TONY	Return from Subroutine	2	00	0000	0000	1000	M.M.	N.V.	
SLEEP	NJ.	Go into standby mode	100	00	0000	0110	0011	TO,PD	00 .	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	You	
XORLW	k	Exclusive OR literal with W	-1311.140 2	11	1010		kkkk	Z	Inc	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100X.CON

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

WWW.100X

14.1 Instruction Descriptions

	ADDLW	Add Literal and W
	Syntax:	[<i>label</i>] ADDLW k
	Operands:	$0 \le k \le 255$
	Operation:	$(W) + k \to (W)$
	Status Affected:	C, DC, Z
	Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.
WWW.10		

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. I 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

ADDWF	Add W and f	N BCF
Syntax:	[label] ADDWF f,d	Syntax:
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands
Operation:	(W) + (f) \rightarrow (destination)	Operation
Status Affected:	C, DC, Z	Status Aff
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	Description

	back in register 'f'.
BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W	BSF
Syntax:	[label] ANDLW k	Syntax:
Operands:	$0 \le k \le 255$	Operands:
Operation:	(W) .AND. $(k) \rightarrow (W)$	100 Y.CO
Status Affected:	Z COM.	Operation:
Description:	The contents of W register are	Status Affect
WW	AND'ed with the eight bit literal 'k'. The result is placed in the W register.	Description

W.100Y.COM.TW

THE TONY, COM.TW

WWW.100Y.CC

BSF	Bit Set f
Syntax: Operands:	[<i>label</i>] BSF f,b 0 ≤ f ≤ 127 0 ≤ b ≤ 7
Operation:	1 → (f)
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

WW.100Y.COM.TW

BTFSS	Bit Test f, Skip if Set	CLRF	Clear f
Syntax:	[label] BTFSS f,b	Syntax:	[label] CLRF f
Operands:	0 ≤ f ≤ 127	Operands:	0 ≤ f ≤ 127
	0 ≤ b < 7	Operation:	$00h \rightarrow (f)$
Operation:	skip if $(f < b >) = 1$	W V 100	$1 \rightarrow Z$
Status Affected:	None	Status Affected:	Z
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead making this a 2Tcy instruction.	Description:	The contents of register 'f' and the Z bit is set.

BTFSC	Bit Test, Skip if Clear	CLRW
Syntax:	[label] BTFSC f,b	Syntax:
Operands:	$0 \le f \le 127$ $0 \le b \le 7$	Operands: Operation:
Operation:	skip if $(f < b >) = 0$	WIW
Status Affected:	None	Status Affecte
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 TCY	Description:
	executed instead, making this a 2 TCY instruction.	勝特
		胜特力
		胜特
		H. P. CO.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \rightarrow (W)$ $1 \rightarrow Z$
Status Affected:	ZWWW
Description:	W register is cleared. Zero bit (Z) is set.

are cleared

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$ \begin{aligned} & (PC)+\ 1\rightarrow TOS, \\ & k\rightarrow PC<10:0>, \\ & (PCLATH<4:3>)\rightarrow PC<12:11> \end{aligned} $
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

IN.100Y.COM.TW

TENTAL 100Y.COM.TW

WWW.100Y.CC

CLRWDT Syntax:	Clear Watchdog Timer [label] CLRWDT
Operands:	None
Operation:	00h → WDT 0 → WDT prescaler, 1 → \overline{TO} 1 → PD
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

WW.100Y.COM.TW

COMF	Complement f	GOTO	Unconditional Branch
Syntax:	[label] COMF f,d	Syntax:	[label] GOTO k
Operands:	0 ≤ f ≤ 127	Operands:	$0 \le k \le 2047$
Operation:	$d \in [0,1]$ $(\bar{f}) \to (destination)$	Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	ZWWY	Status Affected:	None
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.	Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF		Decrement f	INCF	Increment f
Syntax	I.IV	[label] DECF f,d	Syntax:	[label] INCF f,d
Opera	nds:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operat	tion:	(f) - 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status	Affected:	ZW W 1000.	Status Affected:	ZW.100 2 COM. 1
Descri	ption:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
perands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
escription:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2 Tcy instruction.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TOWN TOMY.COM.TW

WWW.100Y.C

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow (W)$
Status Affected:	Z _M , 100 r. COW I.A.
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.

MOVLW	Move Literal to W
Syntax:	[label] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

IORWF	Inclusive OR W with f	MOVWF
Syntax:	[label] IORWF f,d	Syntax:
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands Operation
Operation:	(W) .OR. (f) \rightarrow (destination)	Status Aff
Status Affected:	Z TW WW 100Y.C	Descriptio
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.	.COM.TW

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	0 ≤ f ≤ 127
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z.100 1. COM.1
Description:	The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is

NOP No Operation MM.100X.COL Syntax: [label] NOP WWW.100Y.COM.TW Operands: None Operation: No operation Status Affected: None Description: No operation.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM

WWW.100Y.C

TATEN 100Y.COM.TW

W.100Y.COM.TW

_		ON CONTRACTOR	MANA	11007.00	TW
R	ETFIE WW	Return from Interrupt		RLF	Rotate Left f through Carry
S	yntax:	[label] RETFIE	WV	Syntax:	[label] RLF f,d
	perands:	None $TOS \rightarrow PC$,		Operands:	$0 \le f \le 127$ $d \in [0,1]$
W. FIOOX.CO.		1 → GIE		Operation:	See description below
W. COWS	tatus Affected:	None		Status Affected:	C
				Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[label] RETLW k	Syntax:	[label] RRF f,d
Operands:	0 ≤ k ≤ 255	Operands:	0 ≤ f ≤ 127
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	$d \in [0,1]$ See description below
Status Affected:	None	Status Affected:	NC WITOUX.
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
			C Register f

RETURN	Return from Subroutine	SLEEP	
Syntax:	[label] RETURN	Syntax:	[label] SLEEP
Operands:	None	Operands:	None
Operation: Status Affected: Description:	TOS → PC None Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	Operation: Status Affected: Description:	00h → WDT, 0 → WDT prescaler, 1 → TO, 0 → PD TO, PD The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its
	勝 特 力 材 料 886-3-575 胜特力电子(上海) 86-21-541 胜特力电子(深圳) 86-755-83 Http://www.100y.com.	51736 298787	prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 13.8 for more details.

TENTEN 100Y.COM.TW

	SUBLW	Subtract W from Literal	X
	Syntax:	[label] SUBLW k	Sy
×1 CO	Operands:	$0 \le k \le 255$	O
W.100 Y.	Operation:	$k - (W) \rightarrow (W)$	O
W.100Y.C	Status Affected:	C, DC, Z	St
MW.100X	Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.	De

NWW.100Y.COM.TW

Exclusive OR Literal with W
[label] XORLW k
$0 \le k \le 255$
(W) .XOR. $k \rightarrow (W)$
ZOM
The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' 1, the result is stored back in register

WWW.100Y.COM.TW

XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z WW. 100 OV. COM.
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'c is 1, the result is stored back in register 'f'.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.CC

W.100Y.COM.TW

TOTAL TONY.COM.TW

WW.100Y.COM.TW

15.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD for PIC16F87X
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Entry-Level Development Programmer
- · Low Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ® Demonstration Board

15.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

15.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process.

15.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

15.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

15.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

15.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

15.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

15.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

15.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

15.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

15.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42. PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

15.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²CTM bus and separate headers for connection to an LCD module and a keypad.

15.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

15.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

15.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 15-1: DEVELOPMENT TOOLS FROM MICROCHIP

	XXEQUIDIA			HCBXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCBCXXX HCCCXX HCCXXX HCCCXX HCCXX HCCCXX HCCXX HCXX H	Company Comp
SIC16C9XX	X	XXZ2ZIJI	Second S	HC2XXX	C
XX60910Id	XX2101d	XXLOZLOIDE	Column	HC2XXX	HC2XXX
XX6O91DId >	XX51010	XXX2010Id	Compared to the compared to	C	C
	A PICILICAX	XXXTOTOTOTOTOTOTOTOTOTOTOTOTOTOTOTOTOTO	\$2CXX\\ \$3CXX\\ \$4CXX\\ \$4CXX\\ \$4CXX\\ \$4CXX\\ \$4CXX\\ \$4CXX\\ \$4C4X\\ \$4C4X\	HC2XXX	HC2XXX HC2XXX HC2XXX SQCXXI SQCXXI
C C C BIC12C4X		XXX2XXXX	\$2CXX\\ \$	HC2XXX HC2XXX A3CXX SQCXX/ SQCXXXX/ SQCXXX/ SQCXXX/ SQCXX/ SQC	HCSXXX SQCXX BICLBCXXX SQCXX
	XXX77T13IG >		STOCKXX STO	HC2XXX HC2XXX 33CXX 52CXX 52	HC2XXX HC2XXX 33CXX 52CXX 52

WW 100Y.COM.TW

16.0 **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings(†)

	16.0 ELECTRICAL CHARACTERISTICS	
	Absolute Maximum Ratings ^(†)	
d	Ambient temperature under bias	55°C to +125°C
-1100Y.C	Storage temperature	65°C to +150°C
N. I	Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	0.3V to (VDD + 0.3V)
W.100	Voltage on VDD with respect to Vss	
100 X	Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
W M. 100	Voltage on RA4 with respect to Vss	
IWW.IO	Total power dissipation (Note 1)	1.0W
W.10	Maximum current out of Vss pin	
MM.	Maximum current into VDD pin	
MMM	Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
TWW.	Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
N T	Maximum output current sunk by any I/O pin	25 mA
MM.	Maximum output current sourced by any I/O pin	25 mA
WW	Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	
-13	Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
1/1/	Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
W	Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
	Note 1: Power dissipation is calculated as follows: Pdis - Vpp y (Ipp - \$ Ioh) + \$ ((Vpp	

- **Note 1:** Power dissipation is calculated as follows: Pdis = VdD x {ldd Σ loh} + Σ {(Vdd-Voh) x loh} + Σ (Vol x lol)
 - 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 - 100 Ω should be used when applying a "low" level to the \overline{MCLR}/VPP pin rather than pulling this pin directly to Vss.
 - 3: PORTD and PORTE not available on the PIC16C63A/73B.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


TATES 100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


WWW.100Y.COM.

WW.100Y.COM.TW














16.1 DC Characteristics

PIC16L0	PIC16LC63A/65B/73B/74B-04			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial									
		5B/73B/74B-04 B/73B/74B-20	Standard Operating			0°C -40°C	s (unless otherwise stated) \leq TA \leq +70°C for commercial \leq TA \leq +85°C for industrial \leq TA \leq +125°C for extended						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions						
$^{\Lambda}$ CO $_{J_{A}}$	VDD	Supply Voltage	WY.CO.		N	W	WI 100 Y.CO TY						
D001	M.T.V	PIC16LCXXX	2.5 VBOR*) <u>-</u> 1	5.5 5.5	V	LP, XT, RC osc modes (DC - 4 MHz) BOR enabled (Note 7)						
D001 D001A	OM.T	PIC16CXXX	4.0 4.5 VBOR*	(O N	5.5 5.5 5.5	V V V	XT, RC and LP osc mode HS osc mode BOR enabled (Note 7)						
D002*	VDR	RAM Data Retention Voltage (Note 1)	W.700	1.5	M.T.	V	WWW.IOOX.COM.TW						
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	MM.To	Vss	OM.T	N V	See section on Power-on Reset for details						
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	1.100 10 0 3	CON CON	V/mS V/mS	(<u></u>						
D005	VBOR	Brown-out Reset voltage trip point	3.65	W.700	4.35	V	BODEN bit set						

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † When specification values of standard devices differ from those of extended voltage devices, they are shown in gray. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - **8:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - **9:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 10: Negative current is defined as current sourced by the pin.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

PIC16L0	C63A/65	5B/73B/74B-04		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
C-0/1		5B/73B/74B-04 B/73B/74B-20	Standar Operatir	_	_	0°C -40°C	s (unless otherwise stated) ≤ TA ≤ +70°C for commercial ≤ TA ≤ +85°C for industrial ≤ TA ≤ +125°C for extended					
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions					
N.	IDD	Supply Current (Note	s 2, 5)		V	MA	100Y.CO.T.TW					
D010	N	PIC16LCXXX	$CO_{\overline{N}_{p}}$	0.6	2.0	mA	XT, RC osc modes: Fosc = 4 MHz, VDD = 3.0V (Note 4) LP osc mode: Fosc = 32 kHz, VDD = 3.0V, WDT disabled					
D010A	LM.	WWW.100	V.CO	22.5	48	μА						
D010	TW.	PIC16CXXX	OJ.CO	2.7	5	mA	XT, RC osc modes: FOSC = 4 MHz, VDD = 5.5 V (Note 4)					
D013	M.T	MAM'T	1007.C	7	10	mA	HS osc mode: Fosc = 20 MHz, VDD = 5.5 V					
001.0	IPD	Power-down Current	(Notes 3	, 5)	IW		M. T.M. TOO Y. COM. I.					
D020 D021 D021A	co_{M}	PIC16LCXXX	M.10 <u>-0</u> 0	7.5 0.9 0.9	20 3 3	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C					
D020 D021 D021A D021B	7.CO	PIC16CXXX	LMZ1.7 MMZ70	10.5 1.5 1.5 2.5	42 16 19 19	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, 0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C VDD = 4.0V, WDT disa					

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ When specification values of standard devices differ from those of extended voltage devices, they are shown in gray. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - **8:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - 9: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 10: Negative current is defined as current sourced by the pin.

PIC16L0	PIC16LC63A/65B/73B/74B-04			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
		5B/73B/74B-04 B/73B/74B-20	Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions						
COM	TW	Module Differential Current (Note 6)	Y.CO	V.TV	N.	WW	IN.100Y.COM.TW						
D022*	ΔI WDT	Watchdog Timer	10 x -	6.0	20	μΑ	WDTE bit set, VDD = 4.0V						
D022A*	ΔIBOR	Brown-out Reset	007	100	150	μΑ	BODEN bit set, VDD = 5.0						
00X.C	VIL	Input Low Voltage I/O ports	100Y.	\mathbf{co}_{M}	TW		WWW.1007.COM.TW						
D030 D030A	CO_{N}	with TTL buffer	Vss Vss	41.60	0.15 VDD 0.8V	V V	For entire VDD range 4.5V ≤ VDD ≤ 5.5V						
D031	Y.CO	with Schmitt Trigger buffer	Vss	N.C	0.2 VDD	V	WWW.100X.COM.TW						
D032	OY.C	MCLR, OSC1 (in RC mode)	Vss	007	0.2 VDD	V	WWW.100X.COM.TW						
D033	100X	OSC1 (in XT, HS, and LP modes)	Vss	100	0.3 VDD	V	(Note 8)						

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- ‡ When specification values of standard devices differ from those of extended voltage devices, they are shown in gray.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - **8:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - **9:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 10: Negative current is defined as current sourced by the pin.

PIC16L0	C63A/6	5B/73B/74B-04	Standard Operating	-	_	0°C	\leq TA \leq +7	therwise stated) 70°C for commercial 35°C for industrial			
7.0		5B/73B/74B-04 B/73B/74B-20	Standard Operating Co Operating temperature			0°C -40°C	s (unless o ≤ TA ≤ +7 ≤ TA ≤ +8 ≤ TA ≤ +12	70°C for commercial 85°C for industrial			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	00X.CO	Conditions			
OM.TV	Viн	Input High Voltage I/O ports	co _{M.T}			NWY	100X.C	COM.TW			
D040	. N	with TTL buffer	2.0	~TV	VDD	V	4.5 V ≤ V□	DD ≤ 5.5V			
D040A	TW	WWW.100	0.25 VDD + 0.8V	-TV	VDD	V	For entire VDD range				
D041	M.T.W	with Schmitt Trigger buffer	0.8 VDD	VE.T	VDD	V	For entire	V _{DD} range			
D042	M_{JI}	MCLR	0.8 VDD	$D\overline{M}$.	VDD	V	WWW.1	勝 特 力 材 料 886-3-5753170			
D042A	OM.T	OSC1 (in XT, HS, and LP modes)	0.7 VDD	GM	VDD	V	(Note 8)	胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-8329878			
D043	CO_{Mr}	OSC1 (in RC mode)	0.9 VDD	\overline{Co}	VDD	V	MMA	Http://www.100y.com.tw			
W.1007	(CO)	Input Leakage Current (Notes 9, 10)	NW.100	I.C.	OM.T	VI TV	WW	VW.100Y.COM.TW			
D060	lil.	I/O ports	W41.10	00X	CO±1	μА	Vss ≤ VPIN Pin at hi-ir				
D061	OOY.	MCLR, RA4/T0CKI	MINN	(0)	±5	μΑ	Vss ≤ Vpin ≤ Vdd				
D063	100X	OSC1	WAIN	1.100	±5	μΑ	Vss ≤ VPIN XT, HS an	N ≤ VDD, id LP osc modes			
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μА	VDD = 5V,	VPIN = VSS			

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † When specification values of standard devices differ from those of extended voltage devices, they are shown in gray. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - 8: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - **9:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - **10:** Negative current is defined as current sourced by the pin.

PIC16LC	C63A/6	5B/73B/74B-04		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial										
	‡PIC16C63A/65B/73B/74B-04 ‡PIC16C6A/65B/73B/74B-20			l Opera g tempe		0°C -40°C	s (unless otherwise stated) ≤ Ta ≤ +70°C for commercial ≤ Ta ≤ +85°C for industrial ≤ Ta ≤ +125°C for extended							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions							
COMP	TW	Output Low Voltage	N.Com	TV		WW	1100X.CC 21.ITW							
D080	Vol	I/O ports	OV.COD	M.T.	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C							
	M.T.	N MMM.	1007.C	074.]	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C							
D083	OM_{i}	OSC2/CLKOUT (RC osc mode)	N.100X.	$CO_{N_{N}}$	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C							
	.co _N	TW WY	W.100	√.Ē0	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C							
M.ra	V.CO	Output High Voltage	MM.	oy.C) , , , , ,	N.	MAN TOOK CONTAIN							
D090	Voн	I/O ports (Note 10)	VDD-0.7	007.6	$CO_{\overline{M}}$	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C							
	001.	COM.TW	VDD-0.7	100	V.CO	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C							
D092	1.700	OSC2/CLKOUT (RC osc mode)	VDD-0.7	N.70	Y.EO	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C							
	W.100	NY.COM.TW	VDD-0.7	N. 7	00X.	O.V.	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C							
D150*	Vod	Open-Drain High Voltage	- 4	WZW	8.5	COV	RA4 pin							

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † When specification values of standard devices differ from those of extended voltage devices, they are shown in gray. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - 8: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - 9: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 10: Negative current is defined as current sourced by the pin.

PIC16L	C63A/65	5B/73B/74B-04		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
		B/73B/74B-04 B/73B/74B-20	Standard Operatin	- \		s (unless otherwise stated) \leq TA \leq +70°C for commercial \leq TA \leq +85°C for industrial \leq TA \leq +125°C for extended								
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions							
om.T	N	Capacitive Loading Specs on Output Pins	COM.T			WWW	V.100Y.COM.TW							
D100	Cosc ₂	OSC2 pin	Y.CON		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1							
D101	Сю	All I/O pins and OSC2 (in RC mode)	07.TO	M.T	50	pF	MW.100X.COM.TW							
D102	Cb	SCL, SDA (in I ² C mode)	100X.C	OM.	400	pF	NWW.100X.COM.TW							

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † When specification values of standard devices differ from those of extended voltage devices, they are shown in gray. **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc mode, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.
 - **8:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with external clock in RC mode.
 - **9:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 10: Negative current is defined as current sourced by the pin.

16.2 **AC (Timing) Characteristics**

16.2.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

2. TppS	A AMAN TOOM CO	4. Ts	(I ² C specifications only)	
F	Frequency ase letters (pp) and their meanings:	T	Time	
pp	ase letters (pp) and their meanings.		MIN 1001.	
CC	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD COM	
CS	CS CS	rw	RD or WR	
di	SDI	SC		
do	OSDO	SS N	SCK SS	
dt	Data in	t0	TOCKI	
io	I/O port	11TW	T1CKI	
mc	MCLR	CO wr	WR CO	
Upperca	ase letters and their meanings:	100 , COM: 1	TOWN.	- 1
S	M.Co. III MAN	100Y.	M. M. 1003.	AA
F	Fall	CP	Period	
H	High	(100 R) M.	Rise	
	Invalid (Hi-impedance)	100 V	Valid	
LIVIN	Low	ZUN	Hi-impedance	
I ² C only		MM·In, COJ		
AA	output access	High	High	
BUF	Bus free	Low	Low	
Tcc:st (I ² C specifications only)	WWW. LOV.C	MAN MAN.	300
CC	MAN TOO COM.	100	ON.	CC
HD 📢	Hold	SU	Setup	
ST		WWY		
DAT	DATA input hold	STO	STOP condition	
STA	START condition	11 100	1. OM.17	n r.

WWW.100Y.COM. 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.CON

WWW.100Y.C

TATEN 100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW


16.2.2 TIMING CONDITIONS

The temperature and voltages specified in Table 16-1 apply to all timing specifications unless otherwise noted. Figure 16-4 specifies the load conditions for the timing specifications.

TABLE 16-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)								
	Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial								
AC CHADACTERISTICS	-40°C ≤ TA ≤ +85°C for industrial								
AC CHARACTERISTICS	$-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended								
	Operating voltage VDD range as described in DC spec Section 16.1.								
	LC parts operate for commercial/industrial temperatures only.								

FIGURE 16-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



16.2.3 TIMING DIAGRAMS AND SPECIFICATIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 16-5: EXTERNAL CLOCK TIMING




TABLE 16-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency	DC		4	MHz	RC and XT osc modes
	COM	(Note 1)	DC	V =	4	MHz	HS osc mode (-04)
	- CO	1.TW WY 100Y	DC	MIT	20	MHz	HS osc mode (-20)
	Y.Co.	M.TW WWW.100	DC	NA.T	200	kHz	LP osc mode
	N.CC	Oscillator Frequency	DC		4	MHz	RC osc mode
	ony.C	(Note 1)	0.1		4	MHz	XT osc mode
		COM.	4	$C\overline{O}_{M_2}$	20	MHz	HS osc mode
	100 1.	COM:	5	v.col	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	×170	M-F	ns	RC and XT osc modes
WWW.I	N 100	(Note 1)		07.	ON L T.	ns	HS osc mode (-04)
	×1 10			007.0	OVI.T	ns	HS osc mode (-20)
	1111-1	DOY.COME TW	5	10 0 7.(<u></u>	μs	LP osc mode
	WW.	Oscillator Period	250	<u>an</u> iy	COL	ns	RC osc mode
	WW	(Note 1)	250	1.70	10,000	ns	XT osc mode
			250	$4/7_{Do}$	250	ns	HS osc mode (-04)
	MAN		50	10 1.1 0	250	ns	HS osc mode (-20)
	MW	TI 100Y.COMITW	5	1 1	007	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	M	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100 <	MATAN	100Y.	ns	XT oscillator
	TosH	Low Time	2.5	WAN	- Oak	μs	LP oscillator
		LINW. TON TO COM! I	15	TANK	N. 700	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	_	<u> </u>	25	ns	XT oscillator
	TosF	Fall Time	_	1/1	50	ns	LP oscillator
		WWW.100Y.CO. TT	N	_11	15	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TATEN 100Y.COM.TW

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 16-3: CLKOUT AND I/O TIMING REQUIREMENTS

Param No.	Sym	Characteris	stic	Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	1.100 1. CO	VI TA	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKOUT↑	W.100x.	VI.T.	75	200	ns	(Note 1)
12*	TckR	CLKOUT rise time	KOUT rise time			100	ns	(Note 1)
13*	TckF	CLKOUT fall time	100Y.C	MITW	35	100	ns	(Note 1)
14*	TckL2ioV	CLKOUT ↓ to Port out val	id 100Y	TIN	_	0.5Tcy + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKO	UT 1	Tosc + 200	\ _	AW	ns	(Note 1)
16*	TckH2ioI	Port in hold after CLKOUT		COO	W-	-11/11	ns	(Note 1)
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port	out valid	OV.CON-	50	150	ns	OUN.COR
18*	WW.10	OSC1↑ (Q2 cycle) to Port	PIC16CXX	100		- 1	ns	ON.CO
18A*	TosH2iol	input invalid (I/O in hold time)	PIC16LCXX	200	- TY	- <	ns	inoxico
19*	TioV2osH	Port input valid to OSC1 [↑] time)	(I/O in setup	1700,0 CO	M.T	N -	ns	W.100Y.C
20*	TioR	Port output rice time	PIC16CXX	1003	10	40	ns	TX 100 Y
20A*	TIOK	Port output rise time	PIC16LCXX	11001.0		80	ns	100
21*	T. F (V)	Dark and Mall times TV	PIC16CXX	MM. TOOX.	10	40	ns	100
21A*	TioF	Port output fall time	PIC16LCXX	AM. FOOT	(CD)	80	ns	MM W.
22††*	Tinp	INT pin high or low time	T pin high or low time		√ - €(W. TW	ns	WWW
23††*	Trbp	RB7:RB4 change INT high	n or low time	Tcy		ON-	ns	WW.

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††}These parameters are asynchronous events not related to any internal clock edge.

FIGURE 16-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 16-8: BROWN-OUT RESET TIMING




TABLE 16-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	W TWI	007	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	V _	1024 Tosc	N.TO	1. <u>C</u> 0	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT Reset	TW	- 11	2.1	μs	CONT. W
35	TBOR	Brown-out Reset Pulse Width	100		NAT	μs	VDD ≤ BVDD (D005)

^{*} These parameters are characterized but not tested.

TATES 100Y.COM.TW

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TOCKI

TABLE 16-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Note: Refer to Figure 16-4 for load conditions.

Param No.	Sym	IN	Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5Tcy + 20		700	ns	Must also meet
110		WILL		With Prescaler	10	_	x1+0	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5Tcy + 20	AZA	-	ns	Must also meet
WW.		$0M_{11}$		With Prescaler	10		A^{-}	ns	parameter 42
42*	Tt0P	T0CKI Period	VI TXV.	No Prescaler	Tcy + 40	- I	N.	ns	COM
MM		COM.TW WWW		With Prescaler	Greater of: 20 or <u>TCY + 40</u> N	1	WV	ns	N = prescale value (2, 4,, 256)
45*	45* Tt1H T1CKI Hig		Synchronous, Pre	scaler = 1	0.5Tcy + 20	_	VII.	ns	Must also meet
-11		COM	Synchronous,	PIC16CXX	15	_	W	ns	parameter 47
1		T. COM.TV	Prescaler = 2,4,8	PIC16LCXX	25	_		ns	Ing TOM.
1		OY.CO.	Asynchronous	PIC16CXX	30	_	7	ns	1.100Y.CON
4		COM.	W W	PIC16LCXX	50	_	-1	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Pre	scaler = 1	0.5Tcy + 20	J —	_	ns	Must also meet
		100 Y.	Synchronous,	PIC16CXX	15	_	_	ns	parameter 47
		Y. CO.	Prescaler = 2,4,8	PIC16LCXX	25	NT.	_	ns	MM.100X.C
		M.In. COL	Asynchronous	PIC16CXX	30	r A I	_	ns	
		W.100 1.		PIC16LCXX	50	-	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16CXX	Greater of: 30 or TCY + 40 N	M.T	N	ns	N = prescale value (1, 2, 4, 8)
		MMM.100X.	COM.TW	PIC16LCXX	Greater of: 50 or TCY + 40 N	M	TW		N = prescale value (1, 2, 4, 8)
		WWW.	Asynchronous	PIC16CXX	60		(4 V	ns	WW
		M. Joo	COM.	PIC16LCXX	100	$C_{\mathbf{D}_{\hat{k}}}$		ns	MMA
	Ft1		nput frequency rand by setting bit T10	DC	CC	200	kHz	WWW	
48	TCKEZtmr1	Delay from externa	al clock edge to tim	er increment	2Tosc	J-C	7Tosc	- N	

^{*} These parameters are characterized but not tested.

INTO 100Y.COM.TW

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 16-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym	ONTY	Characteristic	TOON COM	Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and	No Prescaler	N.1007.	0.5Tcy + 20	1		ns	COM
	100	input low time	With Prescaler	PIC16CXX	10		-11	ns	COM.TW
WWW	1.10	input low time	WW	PIC16LCXX	20	_ 1	N. A.	ns	N. COM.TV
51*	TccH	CCP1 and	No Prescaler	M. TOOX.Co	0.5Tcy + 20	_	11/1	ns	DOY.CO
- N	M.7	CCP2 input high time	With Prescaler	PIC16CXX	10	_	41	ns	OOX.COM
-XT	WW.	input night time		PIC16LCXX	20	_	-//	ns	TOON CON
52*	TccP	CCP1 and CCP2	2 input period	WWW.100	3Tcy + 40 N	(-	-	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2	2 output rise time	PIC16CXX	T.M.T	10	25	ns	W.1007.
	WV	M. TOOX.CC		PIC16LCXX	DY.CO	25	45	ns	1007.0
54*	TccF	CCP1 and CCP2	2 output fall time	PIC16CXX	NOY.CO	10	25	ns	M. 100 X.C
		MM.Ino		PIC16LCXX	LONI-CON	25	45	ns	14/4 100X

These parameters are characterized but not tested.

THE TONY COM.TW

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 16-11: PARALLEL SLAVE PORT TIMING (PIC16C65B/74B)

TABLE 16-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C65B/74B)

Param No.	Sym	Characteristic	Characteristic !		Typ†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before WR↑ or CS´	pefore WR↑ or CS↑ (setup time)		_ `	1	ns	TIMO
63*	TwrH2dtl		C16CXX	20	_	W.A.	ns	T.MOD.Y
	MY.CO	invalid (hold time)	C16LCXX	35	_	MA	ns	ON.COM.
64	TrdL2dtV	RD↓ and CS↓ to data out valid		VT.	_	80	ns	OON.Com
65*	TrdH2dtl	D↑ or CS↑ to data out invalid		10	N-	30	ns	TOUX COR

These parameters are characterized but not tested.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


TATES 100Y.COM.TW

WW.100Y.COM.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

FIGURE 16-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)



EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0) TABLE 16-8:

Param No.	Symbol	Characterist	tic W.100 Y.C	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	ut W.100Y.	Tcy	_	W.	ns	OOY.COM
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_		ns	1001.
71A	MM.	(Slave mode)	Single Byte	40	_	-1	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	W-	_	ns	100 Y.C
72A	WW.1	Slave mode) Single Byte		40	N	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	ut to SCK edge	100	TW	_	ns	W.100Y
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	clock edge of Byte1 to the 1st clock of Byte2		T.TV	— N	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input	t to SCK edge	100	WT	W	ns	MMMin
75	TdoR	SDO data output rise time	PIC16CXX	AM. TOTIC	10	25	ns	MMM
		MW.100 COM.	PIC16LCXX	M. To	20	45	ns	WWW.
76	TdoF	SDO data output fall time		TANATOO	10	25	ns	WWW
78	TscR	SCK output rise time	PIC16CXX	7 100°	10	25	ns	TAN Y
		(Master mode)	PIC16LCXX	W 100	20	45	ns	MA
79	TscF	SCK output fall time (Mast	er mode)	11/1/	10	25	ns	MA
80	TscH2doV,	SDO data output valid	PIC16CXX	MAM	nor!	50	ns	W
	TscL2doV	after SCK edge	PIC16LCXX	WWW.	- TV	100	ns	V V

[†] Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TWENT I MAY. COM. TW

Note 1: Specification 73A is only required if specifications 71A and 72A are used.




TABLE 16-9: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param No.	Symbol	Characteris	tic 100 Y	Min	Тур†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30		- T	ns	COM
71A	100 Y.C	(Slave mode)	Single Byte	40	_	N	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	AT.	ns	10Y.Com
72A	W.Ino	(Slave mode)	e mode) Single Byte		_		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data in	etup time of SDI data input to SCK edge		_	-	ns	100 X . CO
73A	Тв2в	Last clock edge of Byte1 edge of Byte2	edge of Byte1 to the 1st clock /te2			_ <	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input	ut to SCK edge	100		_	ns	W.100X.
75	TdoR	SDO data output rise	PIC16CXX	TON COM	10	25	ns	MAN
	N T	time	PIC16LCXX	Too T CO	20	45	ns	MW.Ioo
76	TdoF	SDO data output fall time	W	N.1007	10	25	ns	W.100
78	TscR	SCK output rise time	PIC16CXX	100 Y.C.	10	25	ns	W 10
	W	(Master mode)	PIC16LCXX	MA. TOUX'C	20	45	ns	WW
79	TscF	SCK output fall time (Mas	ter mode)	MM. H	10	25	ns	MAN.
80	TscH2doV,	SDO data output valid	PIC16CXX	11/1/100 T	CON	50	ns	
	TscL2doV	after SCK edge	PIC16LCXX	A 1003	30	100	ns	W
81	TdoV2scH, TdoV2scL	SDO data output setup to	SCK edge	Tcy	V.C	T.Tr.C	ns	WW

[†] Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

TATES 100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 16-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)




TABLE 16-10: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param No.	Symbol	Characteris	tic V.100Y.C	Min	Typ†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ inp	out W.100X.	Tcy	_	MV	ns	OON CON
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	47	ns	1001.
71A	M.In.	(Slave mode)	Single Byte	40	-		ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25TcY + 30	- T		ns	.10°
72A	WWW	(Slave mode)	Single Byte	40	W-	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data inp	of SDI data input to SCK edge			_	ns	M.100X.
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40		_	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	M.T	N-	ns	WW. 10
75	TdoR	SDO data output rise time	PIC16CXX	11117.0	10	25	ns	WALL
	- «T	MM:Ing COM:	PIC16LCXX	NAN-TO C	20	45	ns	MMM
76	TdoF	SDO data output fall time	1	TW. The	10	25	ns	TWW.
77	TssH2doZ	SS↑ to SDO output hi-imp	edance	10 00		50	ns	
78	TscR	SCK output rise time	PIC16CXX	1007	10	25	ns	MAN
		(Master mode)	PIC16LCXX	MAN	20	45	ns	WW
79	TscF	SCK output fall time (Mast	er mode)	A. A. A. Jon	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXX	M = 10	10 x.	50	ns	- 11
	TscL2doV	after SCK edge	PIC16LCXX	MM	n r	100	ns	W
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	OWLTW	1.5Tcy + 40	1001	CO	ns	V

[†] Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TOWN TONY COM.TW

Note 1: Specification 73A is only required if specifications 71A and 72A are used.




TABLE 16-11: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteri	stic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑	input	Tcy	3	WW	ns	Y.COM.T
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_		ns	COM
71A	15011	(Slave mode)	Single Byte	40	_	4	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	1/1	ns	DOX.
72A	ISCL	(Slave mode)	Single Byte	40	_		ns	(Note 1)
73A	Тв2в	Last clock edge of Byte edge of Byte2	1 to the 1st clock	1.5Tcy + 40	(—	-7	ns	(Note 1)
74	TscH2diL, TscL2diL	Hold time of SDI data in	put to SCK edge	100	<u> </u>	_	ns	W.100Y.C
7.5	TdoR	SDO data output rise	PIC16CXX	001.00	10	25	ns	W.100
75	TUOK	time	PIC16LCXX	100 Y.C.	20	45	ns	1007
76	TdoF	SDO data output fall tim	ie VVV	· COA	10	25	ns	M. M. TOUR
77	TssH2doZ	SS↑ to SDO output hi-ir	npedance	10 CO	-	50	ns	IWW.
70	TD	SCK output rise time	PIC16CXX	11.100	10	25	ns	11/1/100
78	TscR	(Master mode)	PIC16LCXX	1007.0	20	45	ns	W 1 10
79	TscF	SCK output fall time (Ma	aster mode)	MAL 100 X C	10	25	ns	MM
	TscH2doV,	SDO data output valid	PIC16CXX	WW.	$C_{O_{N_{i}}}$	50	ns	MWW
80	TscL2doV	after SCK edge	PIC16LCXX	WATER TOO		100	ns	WW
00	TssL2doV	SDO data output valid	PIC16CXX	W 100		50	ns	N 1
82	155LZ00V	after SS ↓ edge	PIC16LCXX	MAI	N.C.	100	ns	MAN
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	MIN	1.5Tcy + 40	O¥C	OM Div	ns	WW

[†] Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

I²C BUS START/STOP BITS TIMING **FIGURE 16-16:**




TABLE 16-12: I²C BUS START/STOP BITS REQUIREMENTS

Param No.	Sym	Charac	eteristic	Min	Тур	Max	Units	Conditions	
90*	Tsu:sta	START condition	100 kHz mode	4700	1	_	ns	Only relevant for Repeated	
	V.COM	Setup time	400 kHz mode	600	TAN I	_	W	START condition	
91*	THD:STA	START condition	100 kHz mode	4000	TV	[—		After this period the first cloc	
	001.	Hold time	400 kHz mode	600	L			pulse is generated	
92*	Tsu:sto	STOP condition	100 kHz mode	4700	VIII.	-	ns	A. 100 COM'1	
	LOOY.CL	Setup time	400 kHz mode	600	-TT	L.M.		WW. 1007.	
93	THD:STO	STOP condition	100 kHz mode	4000) <u>- </u>	4	ns	MALLIONICO	
	W.100	Hold time	400 kHz mode	600	\overline{G}_{IA}	_	V	MMM. TO ON COM	

These parameters are characterized but not tested.

I²C BUS DATA TIMING **FIGURE 16-17:**




TABLE 16-13: I²C BUS DATA REQUIREMENTS

Param. No.	Sym	Characte	eristic	Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	V.CC	μs	Device must operate at a minimum of 1.5 MHz
	M	AM:100X:COM	400 kHz mode	0.6	00 <u>7</u> .C	μѕ	Device must operate at a minimum of 10 MHz
		MAL 1007.CO.	SSP Module	1.5TcY	100x;		IN
101*	TLOW	Clock low time	100 kHz mode	4.7	1.1007	μѕ	Device must operate at a minimum of 1.5 MHz
	N	M.M.M.100X.	400 kHz mode	1.3	44.70	μs	Device must operate at a minimum of 10 MHz
	W	WW 100Y	SSP Module	1.5TcY	1	001	OM.TW
102*	TR	SDA and SCL rise	100 kHz mode	- 1/	1000	ns	TY
	NT.W	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall	100 kHz mode	_	300	ns	COM.
	OM.TW	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	-0	μs	Only relevant for Repeated
	COM.	setup time	400 kHz mode	0.6		μs	START condition
91*	THD:STA	START condition	100 kHz mode	4.0	_	μs	After this period the first
	CON	hold time	400 kHz mode	0.6		μs	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0 0	_	ns	IN Too.
	00 X.C	M.TW	400 kHz mode	0.1	0.9	μs	M.100Y.COM.TV
107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
	. 100Y.	time	400 kHz mode	100		ns	W 100Y.COM.
92*	Tsu:sto	STOP condition	100 kHz mode	4.7	THE	μs	WWW. 100X.COM
	M.Inc	setup time	400 kHz mode	0.6	NT.	μs	MALA TOON COM
109*	TAA	Output valid from	100 kHz mode	CO.	3500	ns	(Note 1)
	WW.10	clock	400 kHz mode	Jan K.Co	NF.	ns	MMM. TOWN.CO
110*	TBUF	Bus free time	100 kHz mode	4.7	$O_{\overline{M}^{+}}$,	μs	Time the bus must be free
	MAIN.	OOX.COM.TW	400 kHz mode	1.3	COM.	μѕ	before a new transmission can start
	Cb	Bus capacitive loading	ng .	M. To	400	pF	WWW.

^{*} These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast mode (400 kHz) I²C bus device can be used in a standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification) before the SCL line is released.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 16-18: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 16-14: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristi	Min	Тур†	Max	Units	Conditions	
120*	TckH2dtV	SYNC XMIT (MASTER &	PIC16CXX	<u> </u>		80	ns	1.4
SLAVE) Clock high to data out valid		PIC16LCXX	-1	1	100	ns	LTW	
121*	Tckrf	Clock out rise time and fall	PIC16CXX	_	W	45	ns	M_{*IIA}
	OX.COm	time (Master mode)	PIC16LCXX	_	MA	50	ns	MIM
122*	Tdtrf	Data out rise time and fall time	PIC16CXX	7	4	45	ns	MIM
		M. MAN.	PIC16LCXX	TN -	-1	50	ns	TIM

^{*} These parameters are characterized but not tested.

FIGURE 16-19: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 16-15: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym Characteristic		Min	Тур†	Max	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK ↓ (DT setup time)	15	N.100	Y.COM	ns	MA
126*	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	- 10	07-	ns	N

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 16-16: A/D CONVERTER CHARACTERISTICS:

PIC16C73B/74B-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C73B/74B-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC73B/74B-04 (COMMERCIAL, INDUSTRIAL)


Param No.	Sym	Charact	eristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	PIC16CXX	N _	WY.	8 bits	bit	VREF = VDD = 5.12 V, VSS ≤ VAIN ≤ VREF
M.T.W	- T	W.10	PIC16LCXX		- V	8 bits	bit	VREF = VDD = 2.5 V
A02	EABS	Total Absolute e	rror	TW	-WW	< ± 1	LSb	$VREF = VDD = 5.12 V$, $Vss \le VAIN \le VREF$
A03	EIL	Integral linearity	error	WI.TW	-44	< ± 1	LSb	$VREF = VDD = 5.12 V$, $Vss \le VAIN \le VREF$
A04	EDL	Differential linea	rity error	OMITW	- W	< ± 1	LSb	$VREF = VDD = 5.12 V$, $Vss \le VAIN \le VREF$
A05	EFS	Full scale error	MM.1007.	COMT		< ± 1	LSb	$VREF = VDD = 5.12 V$, $Vss \le VAIN \le VREF$
A06	Eoff	Offset error		.Co.	TW -	< ± 1	LSb	VREF = VDD = 5.12 V, Vss ≤ Vain ≤ VREF
A10	Oz.	Monotonicity (No	ote 3)	N.CO.	guaranteed	WANN I	100	Vss ≤ Vain ≤ Vref
A20	VREF	Reference volta	ge	2.5V	TW	VDD + 0.3	V	Y.COm.
A25	VAIN	Analog input vol	tage	Vss - 0.3	M	VREF + 0.3	V	OX.COM
A30	ZAIN	Recommended analog voltage s	_1	100X.C	ON.TW	10.0	kΩ	OOX.COM.TW
A40	lad	A/D conversion	PIC16CXX	1100 X.C	180	_ 1/	μА	Average current
MM.T	ooy.	current (VDD)	PIC16LCXX	100V	90	_ <	μΑ	consumption when A/D is on (Note 1)
A50	IREF	VREF input current (Note 2)		1000	N.COM.T	N 1000	μА	During VAIN acquisition Based on differential of VHOLD to VAIN to charge CHOLD, see Section 12.1 During A/D Conversion
MAL		OOY.CO		N.V.	1007-00	10	μΑ	cycle

^{*} These parameters are characterized but not tested.

- **Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.
 - 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

[†] Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 16-20: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 16-17: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic	WWW.II	Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period F	PIC16CXX	1.6	$CO_{\overline{D}_{\overline{I}}}$.		μs	Tosc based, VREF ≥ 3.0 V
WV	W.19	OX.COM.TW	PIC16LCXX	2.0	.c o M	W _T ,	μs	Tosc based, 2.5V ≤ VREF ≤ 5.5 V
W	NN.	TOOX.CONT. TW	PIC16CXX	2.0	4.0	6.0	μs	A/D RC mode
WWW	M.100X.COM.	PIC16LCXX	3.0	6.0	9.0	μs	A/D RC mode	
131	TCNV	Conversion time (not including S/H time) (Note 1)		11	00¥.C	11	TAD	MMN.100X'CC
132	TACQ	Acquisition time	W TW LTW M.TW	5* WW	A.M.TO A.TOO. A.TOO.	.c u N 07.co 09.y.c	μs M.T.	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Tgo	Q4 to A/D clock start	COW.TW	_ `	Tosc/2	W.100		If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEF instruction to be executed.
135	Tswc	Switching from convert -	sample time	N 1.5	- 411	14.	TAD	O'N MN

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 12.1 for minimum conditions.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

17.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time.

Note: Standard deviation is denoted by sigma (σ).


- Typ or Typical represents the mean of the distribution at 25°C.
- Max or Maximum represents the mean + 3σ over the temperature range of -40°C to 85°C.
- Min or Minimum represents the mean 3σ over the temperature range of -40°C to 85°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TYPICAL IDD vs. Fosc OVER VDD - HS MODE **FIGURE 17-1:**









TOWN TONY COM.TW

WWW.100Y.C

FIGURE 17-3: TYPICAL IDD vs. Fosc OVER VDD – LP MODE










CANTA TOUT COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 17-5: TYPICAL IDD vs. FOSC OVER VDD – XT MODE









THE TONY COM.TW

FIGURE 17-7: AVERAGE FOSC vs. VDD FOR VARIOUS RESISTANCES - RC MODE; C = 20 PF







TATEN 1001Y.COM.TW

AVERAGE FOSC vs. VDD FOR VARIOUS RESISTANCES - RC MODE; C = 300 PF **FIGURE 17-9:**






FIGURE 17-10: VTH vs. VDD OVER TEMPERATURE - TTL INPUT




THE TONY COM.TW

VIL, VIH vs. VDD OVER TEMPERATURE – SCHMITT TRIGGER INPUT (I²C) FIGURE 17-11:




VIL, VIH vs. VDD OVER TEMPERATURE - SCHMITT TRIGGER INPUT FIGURE 17-12:




THE TONY COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 17-13: VOH VS. IOH AT VDD = 3.0 V









TATEN 100Y.COM.TW

WWW.100Y.C

FIGURE 17-15: Vol vs. Iol AT VDD = 3.0 V








WWW 100Y.COM.TW

FIGURE 17-17: IPD vs. VDD (85°C) – SLEEP MODE, ALL PERIPHERALS DISABLED











FIGURE 17-19: △IBOR vs. VDD OVER TEMPERATURE (-40°C TO +125°C)









WW 100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 17-21: \triangle IWDT vs. VDD (-40°C TO +125°C)







THE TONY COM.TW

FIGURE 17-23: AVERAGE WDT PERIOD vs. VDD OVER TEMPERATURE (-40°C TO +125°C) Typical: statistical mean @ 25°C Maximum: mean + 3σ (-40°C to 125°C) mean – 3σ (-40°C to 125°C) Minimum: 40 35 30 125°C 25 (ms) 85°C Period 20 25°C WDT 15 -40°C • 10 5 0 3.5 2.5 3.0 4.0 4.5 5.0 5.5 VDD (V)

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.C

THE TONY.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

WW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

18.0 PACKAGING INFORMATION

18.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example



28-Lead CERDIP Windowed



Example



28-Lead SOIC



Example



28-Lead SSOP



Example



Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

40-Lead PDIP




Example




WWW.100Y.COM 40-Lead CERDIP Windowed




Example




WWW.100Y.COM.T 44-Lead TQFP



Example




44-Lead MQFP






44-Lead PLCC




WWW.100Y.C

TOWN TONY.COM.TW

Example



18.2 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



W. CO.	Units		INCHES*	WT	M	ILLIMETERS	
Dimension I	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	Ma.	28	TI. IV		28	100 r.
Pitch	р	TATAN VI	.100	Oh.	N	2.54	J.Ynn.
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015	M.To	1 CO $_{N_{I}}$.	0.38	Wire	N. P
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed


TATES 100Y.COM.TW

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

[§] Significant Characteristic

18.3 28-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)



W. Co.	Units	M. M.	INCHES*		MILLIMETERS			
Dimension	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n	11/4	28		1.11	28	- 11	
Pitch	р	-17	.100	41 COD	-XXI	2.54	IN WY	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	1.430	1.458	1.485	36.32	37.02	37.72	
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68	
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65	
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80	
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.290	.300	.310	7.37	7.62	7.87	
* Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-058 Drawing No. C04-080	I.COM	M.TW	V	WW.I	100X·CC	OM.TV		

^{*} Controlling Parameter § Significant Characteristic

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw


WWW.100Y.CC

TATEN 100Y.COM.TW

.100Y.COM.TW

з орунисаnt Characteristic JEDEC Equivalent: MO-058 Drawing No. C04-080

18.4 28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)



NY.CO	Units	10	INCHES*	TW	MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n	4	28	-11TV		28	100 r.	
Pitch	р	-11N W.	.050	JIME TO	(1.27	- 02	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	E	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	N L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	ф	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

^{*} Controlling Parameter

Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

THE TOMY.COM.TW


JEDEC Equivalent: MS-013 Drawing No. C04-052

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

[§] Significant Characteristic

18.5 28-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)



Jac COMP.	Units		INCHES	Ohr	MI	LLIMETERS'	M
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	TANK Y	28	$Co_{\lambda_{\lambda}}$		28	144.
Pitch	р	14.	.026		I. A.	0.65	-TXV.11
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.319	7.59	7.85	8.10
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.396	.402	.407	10.06	10.20	10.34
Foot Length	T	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073


> 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATON 100Y.COM.TW

WWW.100Y.C

[§] Significant Characteristic

40-Lead Plastic Dual In-line (P) - 600 mil (PDIP) 18.6



107.0	Units	10	INCHES*	W.T.	MI	ILLIMETERS	100 -
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	- XXI 1	40			40	1.700
Pitch	р		.100	- 17		2.54	400
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015	1.10	CO_{Mr}	0.38	-11	Mir
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	d L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

TATON 100Y.COM.TW

WWW.100Y.C


JEDEC Equivalent: MO-011 Drawing No. C04-016

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

> > Http://www. 100y. com. tw

[§] Significant Characteristic

18.7 40-Lead Ceramic Dual In-line with Window (JW) – 600 mil (CERDIP)



	Units	4/1/1/1	INCHES*		MI	LLIMETERS	- 40
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40	1.0		40	-11
Pitch	р	-13	.100	-1 CO2		2.54	TWW
Top to Seating Plane	Α	.185	.205	.225	4.70	5.21	5.72
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.030	.045	.060	0.76	1.14	1.52
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36
Overall Length	D	2.040	2.050	2.060	51.82	52.07	52.32
Tip to Seating Plane	L L	.135	.140	.145	3.43	3.56	3.68
Lead Thickness	C	.008	.011	.014	0.20	0.28	0.36
Upper Lead Width	В	.050	.053	.055	1.27	1.33	1.40
Lower Lead Width	B1	.016	.020	.023	0.41	0.51	0.58
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03
Window Diameter	W	.340	.350	.360	8.64	8.89	9.14

^{*} Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-103 WWW.100Y.COM.TW Drawing No. C04-014


特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TOWN TONY.COM.TW

WWW.100Y.C

WW.100Y.COM.TW

18.8 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



W. C. TW	Units	100	INCHES		MI	LLIMETERS*	UO x.
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	×11(44	41.11		44	100 .
Pitch	р	W.	.031			0.80	Voc
Pins per Side	n1	- 1	11	11.1		11	1700
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)	11/1/1	.039		1.00	111	-11(
Foot Angle	ф	0	3.5	7 (0)7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	, D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Controlling Parameter

WWW 100Y.COM.TW

.010" (0.254mm) per side. JEDEC Equivalent: MS-026


Drawing No. C04-076

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2000 Microchip Technology Inc.

[§] Significant Characteristic

18.9 44-Lead Plastic Metric Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form (MQFP)



		INCHES	1.1.	MILLIMETERS*			
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	TXXI	44	OM.		44	1.100
Pitch	р	WW	.031			0.80	100
Pins per Side	n1	- 11	11	COM	-1	11	M.ro.
Overall Height	Α	.079	.086	.093	2.00	2.18	2.35
Molded Package Thickness	A2	.077	.080	.083	1.95	2.03	2.10
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	at L	.029	.035	.041	0.73	0.88	1.03
Footprint (Reference)	(F)	NA.	.063	17.	$V_{i,I_{i,A_{i}}}$	1.60	-74
Foot Angle	ф	0	3.5	7 (7	0	3.5	7
Overall Width	E	.510	.520	.530	12.95	13.20	13.45
Overall Length	D	.510	.520	.530	12.95	13.20	13.45
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.012	.015	.018	0.30	0.38	0.45
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Notes:


Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

THE TONY COM.TW

.010" (0.254mm) per side. JEDEC Equivalent: MS-022 Drawing No. C04-071

[§] Significant Characteristic

18.10 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



	Units	1.10	INCHES*	-1		LLIMETERS	-1 CO!
	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	11.10	44	- 41		44	T CUIN
Pitch	р	- 100	.050		N N	1.27	M 7.
Pins per Side	n1	N. P.		-XXI	4.0	11	OU.
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10
	β	0	5	10	COM.	5	1 1 1 1 1 1

^{*} Controlling Parameter

THE TONY, COM. TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw 100Y.COM.TW

[§] Significant Characteristic

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
TW A W	7/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C6X Data Sheet</i> , DS30234, and the <i>PIC16C7X Data Sheet</i> , DS30390.
LTVI B	1/99	Corrections to Version A data sheet for technical accuracy. Added data:
M.I.	WWW.10	 Operation of the SMP and CKE bits of the SSPSTAT register in I²C mode have been specified
OM.TW	WWW.	Frequency vs. VDD graphs for device operating area (in Electrical Specifications)
COMITW	MM	Formula for calculating A/D acquisition time, TACQ (in the A/D section)
COM	WWW	Brief description of instructions
Y.COM.TW	WW	Removed data (see PICmicro™Mid-Range MCU Family Reference Manual, DS33023, for additional data):
ON COM.	WV	USART Baud Rate Tables (formulas for calculating baud rate remain)
CM	12/00	Minor changes to text to clarify content
$00^{1.5}$ 0 M.T.	Na Aa	Revised some DC specifications
100Y.CO	W. A	Included characteristic charts and graphs

APPENDIX B: DEVICE DIFFERENCES

WWW.100Y.COM.T

WWW.100Y.C

TATES 100Y, COM. TW

TABLE B-1: **DEVICE DIFFERENCES**

Difference	PIC16C63A	PIC16C65B	PIC16C73B	PIC16C74B
A/D	no	no	5 channels, 8 bits	8 channels, 8 bits
Parallel Slave Port	no	yes	no	yes
Packages	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CERDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CERDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

APPENDIX C: DEVICE MIGRATIONS PIC16C63/65A/73A/74A → PIC16C63A/65B/73B/74B

This document is intended to describe the functional differences and the electrical specification differences that are present when migrating from one device to the next. Table C-1 shows functional differences, while Table C-2 shows electrical and timing differences.

Note: Even though compatible devices are specified to be tested to the same electrical specification, the device characteristics may be different from each other (due to process differences). For systems that were designed to the device specifications, these process differences should not cause any issues in the application. For systems that did not tightly meet the electrical specifications, the process differences may cause the device to behave differently in the application.

Note: While there are no functional or electrical changes to the device oscillator specifications, the user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the oscillator mode may be required.

TABLE C-1: FUNCTIONAL DIFFERENCES

No.	Module	Differences from PIC16C63/65A/73A/74A	H/W	S/W	Prog.
1.1	CCP	CCP Special Event Trigger clears Timer1.	\T\	V	N N
2	100X.C	Compare mode drives pin correctly.	-7 ((V)	- XX
3	Timers	Writing to TMR1L does not affect TMR1H.	007.		T. I.
4	× 100Y	WDT/TMR0 prescaler assignment changes do not affect TMR0 count.	100,1	~	WII.
5	SSP	TMR2 SPI clock synchronized to start of SPI Transmission.	100	1	MI
6	110	Can now transmit multiple words in SPI mode.	N.±0	1	OM.
7	MM.	Supports all four SPI modes. (Now uses SSP vs. BSSP module.) See SSP module in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).	W.1	100X	CON
8	MMM	I ² C no longer generates ACK pulses when module is enabled.		100	
9	USART	Async receive errors due to BRGH setting corrected.	1	10	N.C.
10	A/D	VREF = VDD when all inputs are configured as digital. This allows conversion of digital inputs. (A/D on PIC16C73X/74X only.)	N.N.	Y.1	OY.C

H/W - Issues may exist with regard to the application circuits.

S/W - Issues may exist with regard to the user program.

Prog. - Issues may exist when writing the program to the controller.

TABLE C-2: SPECIFICATION DIFFERENCES

Param		1.100 COM.		PIC16C63/65A/73A/74A			PIC16C63A/65B/73B/74B			
No.	Symbol Characteristic		Min	Typ†	Max	Min	Typ†	Max	Unit	
Core	No.	-111.100 ×	Mir	-	TIW.	100	DIVI.			
D001 D001A	VDD	Supply Voltage	OM.TW	4.0 —	MAN N-	6.0	4.0 VBOR ⁽¹⁾	_	5.5 5.5	V V
D005	Bvdd	Brown-out Reset V	/oltage	3.7	4.0	4.3	3.65	_	4.35	V
D150*	VOD	Open-Drain High Voltage on RA4		_	WW.	14.0	I.COM.		8.5	V
A/D Con	verter	A. 100.	COM	- * 1		Milos	COM	-XX		
A20	VREF	Reference voltage	M.O.	3.0	-74	VDD + 0.3	2.5	<u> </u>	VDD + 0.3	V
131	TCNV	Conversion time (Note 2) (not including S/H time)		TI	9.5 (Note 3)	M - 1	11 (Note 4)	T _T	11 (Note 4)	TAD
SSP in S	SPI mode	1	001.	1.1.11		127	100 1. 001	1:11		
71	TscH	SCK input high	Continuous	Tcy+20		MM.	1.25Tcy + 30		N _	ns
71A	1.1	time (Slave mode)	Single Byte	Mr.			40	- 1	W -	ns
72	TscL	SCK input low	Continuous	Tcy+20	W	W W	1.25Tcy + 30)A.	× 1	ns
72A	OM.TW	time (Slave mode)	Single Byte	OM.T			40	√ <u>o</u> M	I.A.	ns
73	TdiV2scH TdiV2scL	Setup time of SDI data input to SCK edge		50			100	C_{D_J}	T. I.	ns
73A (Note 5)	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		I.COM	WT	_	1.5Tcy + 40	V.CO	MI.TW	ns
74	TscH2diL TscL2diL	Hold time of SDI data input to SCK edge		50	WT.W	_	100	7 1. C	'OMTIV	ns
75	TdoR	~1\\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	PIC16CXX	107	10	25	W 1	10	25	ns
	CO		PIC16LCXX	NV.C			WA W.	20	45	ns
78	TscR	SCK output rise	PIC16CXX	100	-C10	25	WIN	10	25	ns
	100 X.C.	time (Master mode)	PIC16LCXX	1007			MMA	20	45	ns
80	TscH2doV	/ SDO data output	PIC16CXX	$N \cdot \overline{m}_{\Omega}$	ALT.	50	_	W _T	50	ns
MM	TscL2doV	valid after SCK edge	PIC16LCXX	W.100	y.CO	MTW		√ <u>√</u> .1	100	ns
83	TscH2ssH TscL2ssH			N W 10	ON.C	50	1.5Tcy + 40	NN	1007.C	ns

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When BOR is enabled, the device will operate until VDD drops below VBOR.

- 2: ADRES register may be read on the following TcY cycle.
- 3: This is the time that the actual conversion requires.
- 4: This is the time from when the GO/DONE bit is set, to when the conversion result appears in ADRES.
- 5: Specification 73A is only required if specifications 71A and 72A are used.

APPENDIX D: MIGRATION FROM BASELINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
 This allows larger page sizes, both in program memory (2 K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1 and PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW and SUBLW. Two instructions, TRIS and OPTION, are being phased out, although they are kept for compati-bility with PIC16C5X.
- OPTION and TRIS registers are made addressable
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8-deep.
- RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- PORTB has weak pull-ups and interrupt-on-change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full 8-bit register.
- "In-Circuit Serial Programming" (ICSP) is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- Code protection scheme is enhanced, such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out Reset ensures the device is placed in a RESET condition if VDD dips below a fixed setpoint.

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any data memory page switching. Redefine data variables to reallocate them.
- Verify all writes to STATUS, OPTION and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.

INDEX

W.Com	17
INDEX	
WW 1007.0 M.T	
A WWW. DOX.COM	
A/D ADCON0 Register	
ADCONA Register	79
ADCON1 RegisterAnalog Input Model Block Diagram	
Analog-to-Digital Converter	
Block Diagram	
Configuring Analog Port Pins	
Configuring the Interrupt	
Configuring the Module	
Conversion Clock	
Converter Characteristics	
Effects of a RESET	
Faster Conversion - Lower Resolution Trac	
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP	83
Sampling Requirements	
Source Impedance	
Timing Diagram	
Using the CCP Trigger Absolute Maximum Ratings	
ACK	
ADRES Register	
Application Notes	$\sqrt{100}$ y.
AN552 (Implementing Wake-up on Key Str	
Using PIC16CXXX)	
AN556 (Table Reading Using PIC16CXX).	26
AN578 (Use of the SSP Module in the I ² C Multi-Master Environment)	55
AN607, (Power-up Trouble Shooting)	
Architecture	
Overview	9
Assembler	
MPASM® Assembler	107
B-VWW.10 CONT.	
Baud Rate Formula	67
BF	
Plack Diagrams	
A/D	
Analog Input Model	82
Capture	
Compare	
I ² C Mode On-Chip Reset Circuit	
PIC16C74	
PIC16C74A	
PIC16C77	10
PORTC	
PORTD (In I/O Port Mode)	
PORTD and PORTE as a Parallel Slave Po	
PORTE (In I/O Port Mode) PWM	
RA4/T0CKI Pin	
RB3:RB0 Port Pins	
RB7:RB4 Port Pins	31
SSP in I ² C Mode	
SSP in SPI Mode	55
Timer0/WDT Prescaler	
Timer2	
USART Receive	
USART Transmit Watchdog Timer	
**atoriacy minor	

BOR bit	
	67
Brown-out Reset (BOR	
	126
	3F 56
CNAN TOUX CO	
C bit	
Capture/Compare/PWI	N N
Capture	
Block Diagra	ım 51
CCP1CON F	Register 50
CCP1IF	51
Mode	51
Prescaler	51
CCP Timer Resou	ırces49
Compare	
Block Diagra	ım 52
	52
	errupt Mode52
	nt Trigger 52
	ger Output of CCP152
	ger Output of CCP252
	CCP Modules 49
	49
	ger and A/D Conversions 52
Capture/Compare/PWI	M (CCP)
	am 52
	52
	requencies/Resolutions 53
	128
	24
	24
	17, 49
- () · () · ()	49
	17
	17
	50
	50
	50
	50
	50
	50
	56
	57
	it, CKP 57
	14
Code Examples	177 - 17 - 201 100 2 - 0M
	ne in Page 1 from Page 0
	ng 27
	\29
	85, 98
9	
1110	
CS pin	37
	料 886-3-5753170

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.CC

TATES INNY.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

D WWW.rcov.Com		
	56	
Data Memory Register File Map	10	
Register File Map Data/Address bit, D/A		
DC bit		
Development Support		
Device Differences		
Direct Addressing	27	
E TW WWW.		
Electrical Characteristics	112	
Errata		
	- 3 (T	
F COM.		
	66	
FSR Register17,	18, 27	
G COM.		
General Description	5	
GIE bit		
N.Ing. COM.	×1 C	
1100Y.		
I/O Ports	ONY.	
PORTA		CONI
PORTB		11
PORTD		
PORTE	-11111	dr
Section		lr Ir
I ² C		
Addressing		
Block Diagram		
I ² C Operation		l F
Mode		1,100 1
Mode Selection		100
Multi-Master Mode		K
Reception		-xx 19
Reception Timing Diagram		1
SCL and SDA pins		WW.
Slave Mode Transmission		V
I ² C (SSP Module)	05	N.
Timing Diagram, Data	134	N
Timing Diagram, START/STOP Bits		
In-Circuit Serial Programming		
INDF Register		
Indirect Addressing		
Instruction Gyole		
Instruction Format		
Instruction Set ADDLW		
ADDWF		
ANDLW		
ANDWFBCF		
BSF		1
BTFSC		N N
BTFSS	A \	E
CALL		
CLRF		
CLRW		
CLRWDT	102	

	. (1)	
	DECF	
	DECFSZ	103
	GOTO	103
	INCF	103
	INCFSZ	
	IORLW	
	IORWF	
	MOVF	
	MOVLW	
	MOVWF	
	NOP	104
	RETFIE	105
	RETLW	105
	RETURN	105
	RLF	105
	RRF	105
	SLEEP	105
	SUBLW	
	SUBWF	
	SWAPF	
	XORLW	
	XORWF	
1.2	Summary Table	
	Interrupt	
	CON Register	
INTE	EDG bit	20, 94
Inter	nal Sampling Switch (Rss) Impedance	82
Inter	rupts	85
	PORTB Change	94
	RB7:RB4 Port Change	31
	Section	93
	TMR0	
IRP	bit	
K		
1.4	OO Evaluation and Programming Tools	7.CO
1.4	LOQ Evaluation and Programming Tools	110
1.4	LOQ Evaluation and Programming Tools	110
KEEI L		
KEEI L	LOQ Evaluation and Programming Tools	110
KEEl L Load		
Keel L Load	ding of PC	
Keel L Load	ding of PC	
KEEL Load M MCL	ling of PC	
KEEI Load M MCL	ling of PC	26 87, 90
KEEL Load M MCL	Rory Data Memory	26 87, 90 15
KEEL Load M MCL	R Tory Data Memory Program Memory	26 87, 90 15
KEEL Load M MCL	R Dory Data Memory Program Memory Program Memory Maps	26 87, 90 15 15
KEEL Load M MCL	R Dory Data Memory Program Memory Maps PIC16C73	26 87, 90 15 15 15
KEEL Load M MCL	R Dory Data Memory Program Memory Maps PIC16C73 PIC16C73A	
KEEL Load M MCL	ding of PC R Program Memory Program Memory Maps PIC16C73 PIC16C73A PIC16C74	
KEEL Load M MCL	Ing of PC	
KEEL Load M MCL	ding of PC	
KEEL Load M MCL	R	
KEEL Load M MCL	Ing of PC	
KEEL Load M MCL	Ing of PC	
KEEL Load M MCL	Ing of PC	
L Load	Ing of PC	
KEEL Load M MCL	Ing of PC	
KEEL L Load M MCL Mem	Ing of PC	

WWW.100Y.CO

TOWN TOWN, COM. TW

0			RD1/PSP1 RD2/PSP2	
OERR bit		66	RD2/PSP2	
OPCODE		99		
	r		RD4/PSP4RD5/PSP5	
		85	RD5/PSP5RD6/PSP6	
Oscillator			RD7/PSP7	
HS		86, 90	RE0/RD/AN5	
			REI/WR/AN6	
RC		86	RE2/CS/AN7	
			VDD	
	urations		Vss	,
Output of TMR2		47	Pinout Descriptions	11, 1
CPNI.			PIC16C73	1.
- 7/1/2			PIC16C73A	
			PIC16C74	
0 0			PIC16C74A	
0 0	Memory		PIC16C76	
	ort	34, 37	PIC16C77	
Parallel Slave Po	ort (PSP)	T.11001.	PIR1 Register	
	ram		PIR2 Register	
			POP	
			POR	
			Oscillator Start-up Timer (OST)	
			Power Control Register (PCON)	
	_		Power-on Reset (POR)	
	er		Power-up Timer (PWRT)	
			Power-Up-Timer (PWRT)	
		19, 87	TO	
PICDEM™ 1 Low		100 C	POR bit	
	oard	109	Port RB Interrupt	
	Cost PIC16CXX	400	PORTA	
	oard Cost PIC16CXXX	109	PORTA Register	
	oard	110	PORTB	9·
PICSTART® Plus		110	PORTB Register	17, 3
	stem	100	PORTC	9
	stem		PORTC Register	17, 33
	V		PORTD	9
Pin Functions		24	PORTD Register	17, 34
MCI R/VPP	00^{-1}	11 12	PORTE	9
	N		PORTE Register	
	OUT		Power-down Mode (SLEEP)	9
			Power-on Reset (POR)	
	V		Timing Diagram	120
			PR2 Register	
	REF		PRO MATE® II Universal Programmer	
			Product Identification System	17
	S		Program Memory	
			Paging	20
			Program Memory Maps	
			PIC16C73	
	100		PIC16C73A	
		J - ()	PIC16C74	
		-1/1.2	PIC16C74A	
			Program Verification	
			PS0 bit	
	D/T1CKI		PS1 bit	
	/CCP2		PS2 bit	
	W \		PSA bit	
	CL		PSPMODE bit	
	DA		PUSH	20
			The standard of the standard o	M. A.
			勝 特 力 材 料 886-3-5753170	
			胜特力电子(上海) 86-21-54151736	
3,. 0. 0.		1007	胜特力电子(深圳) 86-755-83298787	
	WW	COM.	Http://www.100y.com.tw	
		A TO LANGE	appear # Date & Community of the First Community of the C	

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

S COM.		SSPSTAT	56
√W	56	SPI Clock Edge Select bit, CKE	
/W bit		SPI Data Input Sample Phase Select bit, SMP	
		SREN bit	
BIF bit BPU bit		SSP	
		Module Overview	55
C Oscillator		Section	55
CSTA Register		SSPCON	57
D pin		SSPSTAT	56
lead/Write bit Information, R/W		SSPADD Register	
Receive Overflow Indicator bit, SSPOV		SSPBUF Register	
Register File		SSPCON	
egister File Map	16	SSPCON Register	
legisters		SSPEN	
Maps	OMIL	SSPM3:SSPM0	
PIC16C73		SSPOV	
PIC16C73A		SSPSTAT Register	
PIC16C74	16		-
PIC16C74A	16	Stack	
RESET Conditions	90	Overflows	
SSPSTAT	56	Underflow	
Summary	17	START bit, S	
ESET	85, 87	STATUS Register	
Timing Diagram	126	STOP bit, P	
ESET Conditions for Special Registers		Synchronous Serial Port Enable bit, SSPEN	57
evision History		Synchronous Serial Port Mode Select bits,	. 1
P0 bit		SSPM3:SSPM0	
P1 bit	19	Synchronous Serial Port Module	
X9 bit	66	Synchronous Serial Port Status Register	56
X9D bit	66	CCM., CO	
	1003	CA TW WILLIAM	
W.100 COM.		T0CS bit	20
NN TOOK OF THE T	56	T1CKPS0 bit	43
CL and War		T1CKPS1 bit	43
erial Communication Interface (SCI) Module,		T1CON Register	43
ee USART		T10SCEN bit	43
ervices		T1SYNC bit	43
	7 1 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	T2CKPS0 bit	47
One-Time-Programmable (OTP)		T2CKPS1 bit	
Quick-Turnaround-Production (QTP)		T2CON Register	
Serialized Quick-Turnaround Production	TV	TAD	
(SQTP)		Timer0	00
lave Mode		RTCC	91
SCL		Timing Diagram	
SDA		Timer1	
LEEP		Timing Diagram	127
MP		9 () 9 ()	127
oftware Simulator (MPLAB-SIM)	108	TimerO	
PBRG Register		Timer0	
pecial Features of the CPU	85	External Clock	
pecial Function Registers		Interrupt	
PIC16C73	17	Prescaler	
PIC16C73A		Prescaler Block Diagram	
PIC16C74		Section	
PIC16C74A		T0CKI	
pecial Function Registers, Section		T0IF	
PEN bit		TMR0 Interrupt	94
9)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Timer1	
Block Diagram	55	Asynchronous Counter Mode	45
		Capacitor Selection	45
Master Mode Timing		Operation in Timer Mode	
Serial Clock		Oscillator	
Serial Data In		Prescaler	
Serial Data Out		Resetting of Timer1 Registers	
Slave Mode Timing		Resetting Timer1 using a CCP	
Slave Mode Timing Diagram	58	Trianan Outrant	15
Clave Mede Timing Blagram		Trioner Chirphit	
Slave Select		Trigger OutputSynchronized Counter Mode	43

WWW.100Y.CO

TOTAL TONY.COM.TW

TMR1H	45	
TMR1L		
Timer2		
Block Diagram	47	
Module		
Postscaler		
Prescaler		
T2CON		
Timing Diagrams		
I'ming Diagrams 1 ² C Reception (7-bit Address)	62	
SPI Master Mode	58	
SPI Slave Mode (CKE = 1)	59	
SPI Slave Mode Timing (CKE = 0)	58	
USART Asynchronous Master Transmission		
USART Asynchronous Reception		
USART Synchronous Reception	75	
USART Synchronous Transmission	73	
Wake-up from SLEEP via Interrupt		
Timing Diagrams and Specifications	124	
A/D Conversion		
Brown-out Reset (BOR)		
Capture/Compare/PWM (CCP)		
CLKOUT and I/O		
External Clock		
I ² C Bus Data	134	
I ² C Bus START/STOP Bits	134	
Oscillator Start-up Timer (OST)	126	
Parallel Slave Port (PSP)	129	
Power-up Timer (PWRT)	126	
RESET	126	
Timer0 and Timer1	127	
USART Synchronous Receive (Master/Slave)	136	
USART SynchronousTransmission (Master/Slave)	136	
Watchdog Timer (WDT)		
TMR0 Register		
TMR1CS bit		
TMR1H Register	17	
TMR1L Register	17	
TMR1ON bit	43	
TMR2 Register	17	
TMR2ON bit	47	
TO bit	19	
TOUTPS0 bit	47	
TOUTPS1 bit	47	
TOUTPS2 bit	47	
TOUTPS3 bit	47	
TRISA Register1		
TRISB Register1		
TRISC Register1	8, 33	
TRISD Register1		
TRISE Register		

TXSTA Register65 WWW.100Y.CO

WWW.100Y.COM.TW

WWW.100Y.CC

TOTAL TONY.COM.TW

11 11		
	UA	56
	Universal Synchronous Asynchronous Receiver	
-11	Transmitter (USART)	65
	Update Address bit, UA	
	USART	
	Asynchronous Mode	68
	Asynchronous Receiver	70
	Asynchronous Reception	71
	Asynchronous Transmitter	
	Baud Rate Generator (BRG)	67
	Receive Block Diagram	70
κŢ	Sampling	67
	Synchronous Master Mode	
	Timing Diagram, Synchronous Receive	136
	Timing Diagram, Synchronous Transmission	136
TV	Synchronous Master Reception	
1	Synchronous Master Transmission	72
TW	Synchronous Slave Mode	76
	Synchronous Slave Reception	76
TIM	Synchronous Slave Transmit	76
NT.	Transmit Block Diagram	68
T.I.	UV Erasable Devices	7
- 11	W WWW.TOOY.COM.TW	
Olar	Wake-up from SLEEP	97
Mor	Watchdog Timer (WDT)	
COP	Timing Diagram	
100	WCOL	
	WDT	
-1 CO	Block Diagram	
	Period	
~JC	Programming Considerations	
10 x.	Time-out	
NY.	WR pin	
100 -	Write Collision Detect bit, WCOL	
YOUR	WWW, On-Line Support	
	COM. ANN. TO COM.	
1 100	XX WILL W. WILLIAM TOOL	
11.0	Z bit	19
~ 10		
4		
MM^{-1}		
	TOUR TO THE TOUR THE	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM

WWW.10

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

001024

Trademarks: The Microchip name, logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. Total Endurance, ICSP, In-Circuit Serial Programming, FilterLab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC and Migratable Memory are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

Io: Technical Publications Manager	Total Pages Sent
RE: Reader Response	
From: Name	WWW.TOOX.COM.IV
Company	WW. 100Y. OM.TW
Address	
City / State / ZIP / Country	WWW.TOOV.CO.T.TW
Telephone: ()	FAX: ()
Application (optional):	
Would you like a reply?YN	mk that the land on a manager
Device: PIC16C63A/65B/73B/74B Literature Number: [勝 特 力 材 料 886-3-5753170 DS30605C
	DS30605C 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787
Questions:	胜特力电子(深圳) 60-755-65256767 Http://www.100y.com.tw
What are the best features of this document?	Http://www.100y.com.tw
WWW.TOOY.CO.	
	COMPANY MANAGER COMPANY
How does this document meet your hardware and soft	ware development needs?
11 100 r. Will	COM.
MANATORY CONTENT MANAGEMENT	
Do you find the organization of this data sheet easy to	
WWW. COV. CO. TW. WWW.	ODE TOWN MILE TOWN.
WWW.100 COM. TW WWW.1	TONICON TAL WALKER CONTRACTOR
A THE REST OF THE PARTY OF THE	TO COMP.
4. What additions to the data sheet do you think would en	V. CO. TAN WAY CO.
WILLIAM WILLIAM	WITON TOWN TOWN COM.
WW. 100X.CONT.TW	2011-1002-COM TW WY 1002-COM
5. What deletions from the data sheet could be made wit	hout affecting the overall usefulness?
WWW. TONY COMPANY W	WW. 100X.CO. TAN MM. 100X.CO
WWW.IOW.COM.	WWW. TOWN TW WWW. 190Y.CC
6. Is there any incorrect or misleading information (what	and where)?
W.100 COM.1	COM. TO COM.
MA TOO TO ONE THE	MAN TOO COM!
7. How would you improve this document?	
WW. TION. COM.TW	WW. 100X. CONTIN W. 100
WWW.TOOX.COMITW	WWW.100X.COM.TW WW.10
8. How would you improve our software, systems, and si	licon products?
COM. Top COM.	N MAN TO SAY COLVEY
	1 100 5

TATEN 100Y.COM.TW

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

XXXPART NO. <u>/XX</u> **Device** Frequency Temperature **Package** Pattern Range Range PIC16C6X⁽¹⁾, PIC16C6XT⁽²⁾; VDD range 4.0V to 5.5V Device PIC16C6X⁽¹⁾, PIC16C6XT⁽²⁾; VDD range 2.5V to 5.5V PIC16C7X⁽¹⁾, PIC16C7XT⁽²⁾; VDD range 4.0V to 5.5V PIC16LC7X⁽¹⁾, PIC16LC7XT⁽²⁾; VDD range 2.5V to 5.5V Frequency Range 04 = 4 MHz 20 = 20 MHz0°C to 70°C Temperature Range blank (Commercial) +85°C -40°C to (Industrial) Ε -40°C to +125°C (Extended) Windowed CERDIP MQFP (Metric PQFP) PQ PT TQFP (Thin Quad Flatpack) SOIC Skinny plastic dip PDIP = PLCC QTP, SQTP, Code or Special Requirements Pattern (blank otherwise)

Examples:

- a) PIC16C74B -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
- b) PIC16LC63A 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.
- PIC16C65B 20I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits.

Note 1: C = CMOS

LC = Low Power CMOS

2: T = in tape and reel - SOIC, SSOP, PLCC, QFP, TQ and FP packages only.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).