

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-34970699
 勝特力电子(深圳) 86-755-83298787
 Http://www.100y.com.tw

intersil

RFP12N10L

Data Sheet

July 1999

File Number 1512.3

12A, 100V, 0.200 Ohm, Logic Level, N-Channel Power MOSFET

These are N-Channel enhancement mode silicon gate power field effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V to 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

Formerly developmental type TA09526.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFP12N10L	TO-220AB	F12N10L

NOTE: When ordering, include the entire part number.

Features


- 12A, 100V
- $r_{DS(ON)} = 0.200\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC TO-220AB



勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

RFP12N10L

Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

	RFP12N10L	UNITS
Drain to Source Voltage (Note 1)	100	V
Drain to Gate Voltage (RGS = 1M Ω) (Note 1)	100	V
Continuous Drain Current	12	A
Pulsed Drain Current (Note 3)	30	A
Gate to Source Voltage	10	V
Maximum Power Dissipation	60	W
Above $T_C = 25^{\circ}\text{C}$, Derate Linearly	0.48	W / $^{\circ}\text{C}$
Operating and Storage Temperature	-55 to 150	$^{\circ}\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	$^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	260	$^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only; device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	B V _{DSS}	ID = 250mA, VGS = 0V	100	-	-	V
Gate to Threshold Voltage	VGS(TH)	VGS = VDS, ID = 250mA (Figure 7)	1	-	2	V
Zero Gate Voltage Drain Current	IDSS	VDS = 65V, VGS = 0V	-	-	1	μA
		VDS = 65V, VGS = 80V $T_C = 125^{\circ}\text{C}$	-	-	50	μA
Gate to Source Leakage Current	IGSS	VGS = 10V, VDS = 0V	-	-	100	μA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	ID = 12A, VGS = 5V (Figures 5, 6)	-	-	0.2	Ω
Input Capacitance	CISS	VGS = 0V, VDS = 25V, f = 1MHz (Figure 8)	-	-	900	pF
Output Capacitance	COSS		-	-	325	pF
Reverse-Transfer Capacitance	CRSS		-	-	170	pF
Turn-On Delay Time	td(ON)	ID = 6A, VDD = 50V, RG = 6.25 Ω , VGS = 5V (Figures 9, 10, 11)	-	15	50	ns
Rise Time	tr		-	70	150	ns
Turn-Off Delay Time	td(OFF)		-	100	130	ns
Fall Time	tf		-	80	150	ns
Thermal Resistance Junction to Case	R θ JC	RFP12N10L			2.083	$^{\circ}\text{C}/\text{W}$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V _{SD}	ISD = 6A	-	-	1.4	V
Diode Reverse Recovery Time	trr	ISD = 4A, dISD/dt = 50A/ μs	-	150	-	ns

NOTES:

2. Pulsed: pulse duration = 99s max, duty cycle = 2%.
3. Repetitive rating: pulse width limited by maximum junction temperature.

RFP12N10L

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. FORWARD BIAS OPERATING AREA




FIGURE 3. SATURATION CHARACTERISTICS




FIGURE 4. TRANSFER CHARACTERISTICS




FIGURE 5. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT




FIGURE 6. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

RFP12N10L

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 8. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Applications Notes AN7254 and AN7260

FIGURE 9. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 10. SWITCHING TIME TEST CIRCUIT




FIGURE 11. RESISTIVE SWITCHING WAVEFORMS

RFP12N10L

Test Circuits and Waveforms (Continued)




FIGURE 12. GATE CHARGE TEST CIRCUIT




FIGURE 13. GATE CHARGE WAVEFORMS