8XC196KC/8XC196KC20 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

87C196KC—16 Kbytes of On-Chip OTPROM 83C196KC—16 Kbytes ROM 80C196KC—ROMIess

- 16 and 20 MHz Available
- 488 Byte Register RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- 1.4 µs 16 x 16 Multiply (20 MHz)
- 2.4 μs 32/16 Divide (20 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Extended Temperature Available

- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- HOLD/HLDA Bus Protocol
- OTPROM One-Time Programmable Version

The 80C196KC 16-bit microcontroller is a high performance member of the MCS[®] 96 microcontroller family. The 80C196KC is an enhanced 80C196KB device with 488 bytes RAM, 16 and 20 MHz operation and an optional 16 Kbytes of ROM/OTPROM. Intel's CHMOS III process provides a high performance processor along with low power consumption.

The 87C196KC is an 80C196KC with 16 Kbytes on-chip OTPROM. The 83C196KC is an 80C196KC with 16 Kbytes factory programmed ROM. In this document, the 80C196KC will refer to all products unless otherwise stated.


Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended (Express) temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +85°C. Unless otherwise noted, the specifications are the same for both options.


See the Packaging information for extended temperature designators.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

intel










勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y

8XC196KC/8XC196KC20 100Y.COM.T

PROCESS INFORMATION

This device is manufactured on PX29.5 or PX29.9, a CHMOS III process. Additional process and reliability information is available in Intel's Components Quality and Reliability Handbook, Order Number 210997.



EXAMPLE: N87C196KC is 68-Lead PLCC OTPROM, 16 MHz

For complete package dimensional data, refer to the Intel Packaging Handbook (Order Number 240800).

NOTE:

1. EPROMs are available as One Time Programmable (OTPROM) only.

Figure 3. The 8XC196KC Family Nomenclature

Table 1. Thermal Characteristics

Package Type	θja	θjc		
PLCC	35°C/W	13°C/W		
QFP	55°C/W	16°C/W		
SQFP	TBD	TBD		

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel Packaging Handbook (order number 240800) for a description of Intel's thermal impedance test methodology.

WW.100Y.COM. Table 2. 8XC196KC Memory Map

Description	Address
External Memory or I/O	0FFFFH 06000H
Internal ROM/OTPROM or Extern Memory (Determined by EA)	al 5FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 205EH
PTS Vectors	205DH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/OTPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H (Note 5)	2019H
CCB	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4	1FFFH 1FFEH
External Memory	1FFDH 0200H
488 Bytes Register RAM (Note 1)	01FFH 0018H
CPU SFR's (Notes 1, 3, 4)	0017H 0000H

NOTES:

1. Code executed in locations 0000H to 01FFH will be forced external.

2. Reserved memory locations must contain 0FFH unless noted.

3. Reserved SFR bit locations must contain 0.

4. Refer to 8XC196KC User's manual for SFR descriptions. 5. WARNING: Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. WWW.100Y.COM. Therefore, a program that relies on one or more of these WWW.100Y.COM.TW locations may not function properly.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

Intel




Figure 4. 68-Lead PLCC Package

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM





Figure 5. S8XC196KC 80-Pin QFP Package

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM



intel.

Figure 6. 80-Pin SQFP Package

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TW intel

WWW.100Y.COM.TW MY.COM.TW 8XC196KC/8XC196KC20 WWW.1003

OM.TW **PIN DESCRIPTIONS**

Symbol	Name and Function
/cc	Main supply voltage (5V).
'ss	Digital circuit ground (0V). There are multiple V _{SS} pins, all of which must be connected.
REF	Reference voltage for the A/D converter (5V). V_{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
NGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $\ensuremath{V_{SS}}$.
PP	Timing pin for the return from powerdown circuit. This pin also supplies the programming voltage on the EPROM device.
TAL1	Input of the oscillator inverter and of the internal clock generator.
TAL2	Output of the oscillator inverter.
LKOUT	Output of the internal clock generator. The frequency of CLKOUT is $1/_2$ the oscillator frequency.
RESET	Reset input and open drain output.
USWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
IMI	A positive transition causes a vector through 203EH.
IST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
Ā	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA equal to low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.
LE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
R/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
ISI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
SO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
ort 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
ort 1	8-bit quasi-bidirectional I/O port.
rt 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KC. Pins 2.6 and 2.7 are guasi-bidirectional.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW CONTW intel WW.100Y.COM.TW

Symbol	Name and Function
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
HOLD	Bus Hold input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.
CPVER	Cummulative Program Output Verification. Pin is high if all locations have programmed correctly since entering a programming mode.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programmig Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
AINC	Auto Increment. Active low input signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.

PIN DESCRIPTIONS (Continued)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ILQI®

WWW.100Y.COM.TW 8XC196KC/8XC196KC20

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature

Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage On Any Pin to V _{SS}	0.5V to +7.0V(1)
Voltage from EA or V _{PP} to V _{SS} or ANGND	+ 13 00\/
Power Dissipation	1.5W ⁽²⁾

NOTE:

NOTICE: This is a production data sheet. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and ex-WWW.100Y.COM.TW tended exposure beyond the "Operating Conditions" WWW.100Y.COM.TW may affect device reliability. WWW.100Y.COM

OPERATING CONDITIONS	

ERATI	NG CONDITIONS	N 1001.	M.T.Y	
ymbol	Description	Min	Max	Units
4	Ambient Temperature Under Bias Commercial Temp.	0	+ 70	°C
A	Ambient Temperature Under Bias Extended Temp.	-40	+ 85	°C
cc	Digital Supply Voltage	4.50	5.50	V
REF	Analog Supply Voltage	4.00	5.50	v
NGND	Analog Ground Voltage	V _{SS} - 0.4	V _{SS} + 0.4	V(1)
OSC	Oscillator Frequency (8XC196KC)	8	16	MHz
osc	Oscillator Frequency (8XC196KC20)	8	20	MHz

NOTE:

DC CHARACTERISTICS	(Over Specified Operating Conditions)
--------------------	---------------------------------------

Symbol	Description	Min	Тур	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5	WT	0.8 🔨	V	1001.00
V _{IH}	Input High Voltage (Note 1)	$0.2 V_{CC} + 1.0$	N.	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}	7.1	V _{CC} + 0.5	V	N.LOU
V _{IH2}	Input High Voltage on RESET	2.2	M.T	V _{CC} + 0.5	V	W.100
V _{HYS}	Hysteresis on RESET	300	.1.	E.M.	mV	$V_{CC} = 5.0V$
V _{OL}	Output Low Voltage	WW.100Y.C	20M	0.3 0.45 1.5	V V V	$I_{OL} = 200 \ \mu A$ $I_{OL} = 2.8 \ m A$ $I_{OL} = 7 \ m A$
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)	WW.100Y	.co	0.8	V	$I_{OL} = +0.4 \text{ mA}$
V _{OH}	Output High Voltage (Standard Outputs)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$	v.c. ov.c	OM.TW	V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7 \ m A$

ox.com.T

Symbol	Description	Min	Тур	Max	Units	Test Conditions
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	$\begin{array}{c} V_{CC}-0.3\\ V_{CC}-0.7\\ V_{CC}-1.5 \end{array}$	005	1.COE	v v v	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$
IOH1	Logical 1 Output Current in Reset. on P2.0. Do not exceed this or device may enter test modes.	-0.8	19 X.19	ox.C	mA	$V_{IH} = V_{CC} - 1.5V$
I _{IL2}	Logical 0 Input Current in Reset on P2.0. Maximum current that must be sunk by external device to ensure test mode entry.	MA		TBD	mA	$V_{IN} = 0.45V$
l _{IH1}	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.	4	N.	+200	μA	$V_{IN} = V_{CC} = 2.4V$
ILI	Input Leakage Current (Std. Inputs)			±10	μA	$0 < V_{IN} < V_{CC} - 0.3V$
I _{LI1}	Input Leakage Current (Port 0)		Z	±3	μΑ	$0 < V_{IN} < V_{REF}$
I _{TL}	1 to 0 Transition Current (QBD Pins)	N/	5	-650	μΑ	$V_{IN} = 2.0V$
IIL	Logical 0 Input Current (QBD Pins)			-70	μA	$V_{IN} = 0.45V$
I _{IL1}	Ports 3 and 4 in Reset	LN.		-70	μA	$V_{IN} = 0.45V$
ICC	Active Mode Current in Reset (8XC196KC)	I.TW	65	75	mA	$\begin{array}{l} \text{XTAL1} = 16 \text{ MHz} \\ \text{V}_{\text{CC}} = \text{V}_{\text{PP}} = \text{V}_{\text{REF}} = 5.5 \text{V} \end{array}$
ICC	Active Mode Current in Reset (8XC196KC20)	M.TW	80	92	mA	$\begin{array}{l} \text{XTAL1} = \text{20 MHz} \\ \text{V}_{\text{CC}} = \text{V}_{\text{PP}} = \text{V}_{\text{REF}} = \text{5.5V} \end{array}$
I _{IDLE}	Idle Mode Current (8XC196KC)	M.L.TW	17	25	mA	$\begin{array}{l} {\sf XTAL1}\ =\ 16\ {\sf MHz}\\ {\sf V}_{{\sf CC}}\ =\ {\sf V}_{{\sf PP}}\ =\ {\sf V}_{{\sf REF}}\ =\ 5.5{\sf V} \end{array}$
I _{IDLE}	Idle Mode Current (8XC196KC20)	ON.T	21	30	mA	$\begin{array}{l} {\sf XTAL1}\ =\ 20\ {\sf MHz}\\ {\sf V}_{\rm CC}\ =\ {\sf V}_{\rm PP}\ =\ {\sf V}_{\rm REF}\ =\ 5.5{\sf V} \end{array}$
I _{PD}	Powerdown Mode Current	CON	8	15	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I _{REF}	A/D Converter Reference Current	1 COM.	2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	$V_{CC} = 5.5V, V_{IN} = 4.0V$
CS	Pin Capacitance (Any Pin to V _{SS})	N.U.	T	10	pF	100Y.

DC CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

NOTES:

1. All pins except RESET and XTAL1.

2. Violating these specifications in Reset may cause the part to enter test modes.

3. Commercial specifications apply to express parts except where noted.

4. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.

5. Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

6. Standard Inputs include HSI pins, READY, BUSWIDTH, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.

1

7. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below $V_{CC} - 0.7V$: W.100Y.COM.TV below $V_{\mbox{CC}}$ - 0.7V:

IOL on Output pins: 10 mA

IOH on quasi-bidirectional pins: self limiting

IOH on Standard Output pins: 10 mA

8. Maximum current per bus pin (data and control) during normal operation is \pm 3.2 mA.

9. During normal (non-transient) conditions the following t ply:

Port 1, P2.6	IOI : 29 mA
HSO, P2.0, RXD, RESET	I _{OL} : 29 mA
P2.5, P2.7, WR, BHE	I _{OI} : 13 mA
AD0-AD15	I _{OI} : 52 mA
RD, ALE, INST-CLKOUT	I _{OI} : 13 mA
	02

otal current limits ap	r
OH is self limiting	
_{ОН} : 26 mA	
_{ОН} : 11 mA	
_{OH} : 52 mA	
_{OH} : 13 mA	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




Figure 7. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 16 MHz

The system must meet	these specifications	to work with the	80C196KC:
----------------------	----------------------	------------------	-----------

Symbol	Description	Min	Max	Units	Notes
T _{AVYV}	Address Valid to READY Setup	WTD	2 T _{OSC} - 68	ns	TIM
T _{YLYH}	Non READY Time	No up	per limit	ns	COM.
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns	(Note 1)
T _{LLYX}	READY Hold after ALE Low	T _{OSC} - 15	2 T _{OSC} - 40	ns	(Note 1)
T _{AVGV}	Address Valid to Buswidth Setup	WILL	2 T _{OSC} - 68	ns	1.0
T _{CLGX}	Buswidth Hold after CLKOUT Low	0	W	ns	N.CO.
T _{AVDV}	Address Valid to Input Data Valid	CONT.	3 T _{OSC} — 55	ns	(Note 2)
T _{RLDV}	RD Active to Input Data Valid	COM.1	T _{OSC} – 22	ns	(Note 2)
T _{CLDV}	CLKOUT Low to Input Data Valid	M	T _{OSC} – 45	ns	1001.
T _{RHDZ}	End of \overline{RD} to Input Data Float	NY.COM	Tosc	ns	1001.
T _{RXDX}	Data Hold after RD Inactive	~ 0 O M	N/	ns	N.S.

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DOX.COM.TW e ® 100Y.COM.TW

AC CHARACTERISTICS (Continued)

For user over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 16 MHz

The 80C196KC	will meet	these specifications:	

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL1 (8XC196KC)	800	16	MHz	(Note 1)
F _{XTAL}	Frequency on XTAL1 (8XC196KC20)	8	20	MHz	(Note 1)
Tosc	I/F _{XTAL} (8XC196KC)	62.5	125	ns 🔿	WW
Tosc	I/F _{XTAL} (8XC196KC20)	50	125	ns	
Тхнсн	XTAL1 High to CLKOUT High or Low	+ 20	+110	ns	
T _{CLCL}	CLKOUT Cycle Time	2 T,	OSC	ns	1
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} +15	ns	1
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	-5	+ 15	ns	
TLLCH	ALE Falling Edge to CLKOUT Rising	-20	+ 15	ns	« T
Т _{LHLH}	ALE Cycle Time	4 T _{OSC}	100Y.C	ns	(Note 4)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} +10	ns	N
Γ _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 15	VW.LOW	COM	W
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} - 35	WW.IOU	ns	
T _{LLRL}	ALE Falling Edge to RD Falling Edge	T _{OSC} - 30	N.100	ns	1.1
T _{RLCL}	RD Low to CLKOUT Falling Edge	+4	+ 30	ns	WT.L
T _{RLRH}	RD Low Period	T _{OSC} – 5	WWW.	ns	(Note 4)
T _{RHLH}	RD Rising Edge to ALE Rising Edge	Tosc	T _{OSC} + 25	ns	(Note 2)
T _{RLAZ}	RD Low to Address Float	.1.	+5	ns	.O.W. r
T _{LLWL}	ALE Falling Edge to WR Falling Edge	T _{OSC} - 10	W	ns	-M.
T _{CLWL}	CLKOUT Low to WR Falling Edge	0	+ 25	ns	
T _{QVWH}	Data Stable to WR Rising Edge	T _{OSC} - 23	WW	N	(Note 4)
ГСНМН	CLKOUT High to WR Rising Edge	-5	+ 15	ns	A CON
T _{WLWH}	WR Low Period	T _{OSC} - 20		ns	(Note 4)
T _{WHQX}	Data Hold after WR Rising Edge	T _{OSC} - 25	N	ns	201.0
T _{WHLH}	WR Rising Edge to ALE Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns	(Note 2)
Т _{WHBX}	BHE, INST after WR Rising Edge	T _{OSC} - 10	× ×	ns	N.
T _{WHAX}	AD8-15 HOLD after WR Rising	T _{OSC} - 30	-1	ns	(Note 3)
T _{RHBX}	BHE, INST after RD Rising Edge	T _{OSC} - 10	IN	ns	N.1001
T _{RHAX}	AD8–15 HOLD after RD Rising	T _{OSC} - 25	WT.	ns	(Note 3)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW OM.TW intel

WWW.100Y.COM.TW Y.COM.TW 8XC196KC/8XC196KC20 N.100Y.COM.TW


oy.COM.TW 00X.COM.TW

100Y.COM.TW

1.100Y.COM.TW W.100Y.COM.TW

NWW.100Y.COM.TW

System Bus Timings




WWW.100Y.

100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

13


100Y.COM.TW



WW.100Y.COM.TW

COMTW

Buswidth Timings



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TW OM.TW

WWW.100Y.COM.TW @Y.COM.TW 8XC196KC/8XC196KC20 WWW.100

HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
T _{HVCH}	HOLD Setup	+ 55	T.N	ns	(Note 1)
T _{CLHAL}	CLKOUT Low to HLDA Low	- 15	+15	ns	NN
T _{CLBRL}	CLKOUT Low to BREQ Low	- 15	+ 15	ns	WWW
T _{HALAZ}	HLDA Low to Address Float	015	+ 15	ns	W
T _{HALBZ}	HLDA Low to BHE, INST, RD, WR Weakly Driven	01.	+ 20	ns	N
T _{CLHAH}	CLKOUT Low to HLDA High	- 15	+ 15	ns	N.V.
TCLBRH	CLKOUT Low to BREQ High	- 15	+15	ns	W
T _{HAHAX}	HLDA High to Address No Longer Float	- 15	COM	ns	
T _{HAHBV}	HLDA High to BHE, INST, RD, WR Valid	-10	+ 15	ns	
T _{CLLH} 🔨	CLKOUT Low to ALE High	-5	+ 15	ns	


PECIFICATIONS IN HOLD			
Description	Min	Max	Units
Weak Pullups on ADV, RD, WR, WRL, BHE	50K	250K	$V_{CC} = 5.5V, V_{IN} = 0.45V$
Weak Pulldowns on ALE, INST	10K	50K	$V_{CC} = 5.5V, V_{IN} = 2.4$

WWW.100Y.COM.7

WWW.100

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

00Y.COM.TW 100Y.COM.TW



WWW.100Y.COM.TW

intel

WW.100Y.COM.TW

COMTW

N	laximum	Hold	Latency
---	---------	------	---------

Bus Cycle Type	W
Internal Execution	1.5 States
16-Bit External Execution	2.5 States
8-Bit External Execution	4.5 States

EXTERNAL CLOCK DRIVE (8XC196KC)


Symbol	DCK DRIVE (8XC196KC) Parameter	Min	Max	Units	
1/T _{XLXL}	Oscillator Frequency	8	16.0	MHz	
T _{XLXL}	Oscillator Period	62.5	125	ns	
T _{XHXX}	High Time	20	1	ns	
T _{XLXX}	Low Time	20	V	ns	
T _{XLXH}	Rise Time	CONT.	10	ns	
T _{XHXL}	Fall Time	On T. COMP	10	ns	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


e «			UNC ISUNC	/0/01301020
ERNAL CLO	OCK DRIVE (8XC196KC2	0)00X.COM		
Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency	8	20.0	MHz
T _{XLXL}	Oscillator Period	50	125	ns
T _{XHXX}	High Time	17	DWT.T	ns
T _{XLXX}	Low Time	17	M.T.Y	ns
T _{XLXH}	Rise Time	1001.	8	ns
T _{XHXL}	Fall Time	WW. LOW	8	ns

EXTERNAL CLOCK DRIVE (8XC196KC20)


EXTERNAL CLOCK DRIVE WAVEFORMS



EXTERNAL CRYSTAL CONNECTIONS




EXTERNAL CLOCK CONNECTIONS




NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V_{SS} . When using crystals, C1 = C2 \approx 20 pF. When using ceramic resonators, consult manufacturer for recommended circuitry.

AC TESTING INPUT, OUTPUT WAVEFORMS





特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

FLOAT WAVEFORMS



EXPLANATION OF AC SYMBOLS

WW.100Y.COM.TW Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its WWW.100Y.COM.TW condition, respectively. Symbols represent the time between the two signal/condition points.


Conditions:	Signals:	L— ALE/ADV
H— High	A— Address	BR— BREQ
L— Low	B— BHE	R— RD
V— Valid	C— CLKOUT	W- WR/WRH/WRL
X— No Longer Valid	D— DATA	X— XTAL1
Z— Floating	G— Buswidth	Y— READY
	H— HOLD	Q— Data Out
	HA— HLDA	

AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

Symbol	RT TIMING—SHIFT REGISTER MODE (MODE 0) Parameter	Min	Max	Unit
T _{XLXL}	Serial Port Clock Period (BRR \ge 8002H)	6 T _{OSC}	V.COM	ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR \geq 8002H)	4 T _{OSC} - 50	4 T _{OSC} + 50	ns 🔊
T _{XLXL}	Serial Port Clock Period (BRR = $8001H$)	4 T _{OSC}	NY.COM	ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{OSC} - 50	2 T _{OSC} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	2 T _{OSC} - 50	100Y.CO	ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} — 50	N. M. CO	ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge	- N	2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{OSC} + 50	W.1001.	ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0	100%.	ns
T _{XHQZ}	Last Clock Rising to Output Float	X X	1 T _{OSC}	ns

SERIAL PORT TIMING-SHIFT REGISTER MODE (MODE 0)

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF}. 100X.COM.

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Commercial Temp.	0	+70	°C
TA	Ambient Temperature Extended Temp.	-40	+ 85	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
VREF	Analog Supply Voltage	4.00	5.50	V
TSAM	Sample Time	1.0	1.1	μs(1)
T _{CONV}	Conversion Time	10	20	μs(1)
Fosc	Oscillator Frequency (8XC196KC)	8.0	16.0	MHz
Fosc	Oscillator Frequency (8XC196KC20)	8.0	20.0	MHz

10-BIT MODE A/D OPERATING CONDITIONS

NOTE:

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical ⁽¹⁾	Minimum	Maximum	Units*	Notes
Resolution	Y.COM.	1024 10	1024 10	Levels Bits	N
Absolute Error	01.0	0	±3	LSBs	J. A.
Full Scale Error	0.25 ± 0.5	WT.	NN IN	LSBs	WT.
Zero Offset Error	0.25 ± 0.5	1. · ·	WW.IV	LSBs	AV.
Non-Linearity	1.0 ± 2.0	0	±3	LSBs	W.L
Differential Non-Linearity Error	LOOY.CO	>-1	+2	LSBs	TIM
Channel-to-Channel Matching	±0.1	0	±1	LSBs	Jun
Repeatability	±0.25	OM.	VIE	LSBs	.0M.,
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009	COM.TW	WW	LSB/°C LSB/°C LSB/°C	
Off Isolation	100	-60		dB	1, 2
Feedthrough	-60	N.C.	1	dB	1
V _{CC} Power Supply Rejection	-60	COM.	N N	dB	1 C
Input Series Resistance	1.1	750	1.2K	Ω	4
Voltage on Analog Input Pin	NN.	ANGND - 0.5	V _{REF} + 0.5	V	5, 6
DC Input Leakage	N WW	0	±3.0	μA	. ON
Sampling Capacitor	3	In CON		pF	.100

NOTES:

WWW.100Y.COM.TW *An "LSB" as used here has a value of approxiimately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

00X.COM.TW

ymbol	Description	Min	Max	Units
1	Ambient Temperature Commercial Temp.	0	+70	°C
A	Ambient Temperature Extended Temp.	- 40	+ 85	°C
/cc	Digital Supply Voltage	4.50	5.50	V
REF	Analog Supply Voltage	4.00	5.50	V
SAM	Sample Time	1.0	W	μs(1)
CONV	Conversion Time	70	20	μs(1)
osc	Oscillator Frequency (8XC196KC)	8.0	16.0	MHz
osc	Oscillator Frequency (8XC196KC20)	8.0	20.0	MHz

8-BIT MODE A/D OPERATING CONDITIONS

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution	COM.T	256 8	256 8	Levels Bits	N
Absolute Error	1.00	0	±1,00	LSBs	LW
Full Scale Error	±0.5	N/m	WWW.	LSBs	Wn
Zero Offset Error	±0.5		N.W.IU	LSBs	
Non-Linearity	04.0	0	±1_1	LSBs	V.T.V.
Differential Non-Linearity Error	N.CO	>-1	+1	LSBs	WT
Channel-to-Channel Matching	ST CC	Nr.	±1	LSBs	Dar.
Repeatability	±0.25	MIT		LSBs	OW.L
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.003 0.003 0.003	COM.TW	WW	LSB/°C LSB/°C LSB/°C	COM.T
Off Isolation	100	-60		dB	2, 3
Feedthrough	-60	Y.C.		dB	2
V _{CC} Power Supply Rejection	-60	V.COM.	× 175	dB	2
Input Series Resistance	J.W.IC	750	1.2K	Ωs	4
Voltage on Analog Input Pin		V _{SS} - 0.5	V _{REF} + 0.5	V	5, 6
DC Input Leakage	MMM	0	± 3.0	μΑ	1001.0
Sampling Capacitor	3	COl No.	NI.	pF	

NOTES:

WW.100Y.COM.T *An "LSB" as used here has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook WW.100Y.COM.TW for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2 DC to 100 KHz

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor. 5. These values may be exceeded if pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100X.COM.TW ®

8XC196KC/8XC196KC20 WWW.100Y.COM.TW WWW.100

EPROM SPECIFICATIONS

OPERATING CONDITIONS DURING PROGRAMMING

Symbol	Description	Min	Max	Units
A	Ambient Temperature During Programming	20	30	С
′cc	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
VPP	Programming Voltage	12.25	12.75	V(2)
/ _{EA}	EA Pin Voltage	12.25	12.75	V(2)
osc	Oscillator Frequency During Auto and Slave Mode Programming	6.0	8.0	MHz
Fosc	Oscillator Frequency During Run-Time Programming (8XC196KC)	6.0	16.0	MHz
Fosc	Oscillator Frequency During Run-Time Programming (8XC196KC20)	6.0	20.0	MHz

NOTES:

100Y.COM.TW 1. V_{CC} and V_{REF} should nominally be at the same voltage during programming. 2. V_{PP} and V_{EA} must never exceed the maximum specification, or the device may be damaged. 3. V_{SS} and ANGND should nominally be at the same potential (0V). 4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS

	ROGRAMMING CHARACTERISTI	00	10		
Symbol	Description	Min	Max	Units	
Г _{SHLL}	Reset High to First PALE Low	1100	100Y.	Tosc	
ГЦЦН	PALE Pulse Width	50 🔨	Yoor Y	T _{OSC}	
FAVLL	Address Setup Time	0	WW.IC	Tosc	
F LLAX	Address Hold Time	100	WW.100	Tosc	
Fpldv	PROG Low to Word Dump Valid		50	Tosc	
Г _{РНDX}	Word Dump Data Hold	WT	50	T _{OSC}	
DVPL	Data Setup Time	0	WWW.	Tosc	
FPLDX	Data Hold Time	400	WW.	Tosc	
Г _{РLPH} (1)	PROG Pulse Width	50	N I WAR	Tosc	
「PHLL	PROG High to Next PALE Low	220		Tosc	
- LHPL	PALE High to PROG Low	220	NN	T _{OSC}	
FPHPL	PROG High to Next PROG Low	220	VV	T _{OSC}	
PHIL	PROG High to AINC Low	010		T _{OSC}	
Гіцін	AINC Pulse Width	240		T _{OSC}	
ГILVH	PVER Hold after AINC Low	50		T _{OSC}	
- ILPL	AINC Low to PROG Low	170	N	T _{OSC}	
[PHVL	PROG High to PVER Valid	CON-	220	T _{OSC}	

NOTE:

1. This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm. See user's manual for further information.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
Ірр	V _{PP} Supply Current (When Programming)	NT N	100	mA


NOTE:

Do not apply V_{PP} until V_{CC} is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

EPROM PROGRAMMING WAVEFORMS

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE






SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT

22

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

intel

SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



8XC196KB TO 8XC196KC DESIGN CONSIDERATIONS

- 1. Memory Map. The 8XC196KC has 512 bytes of RAM/SFRs and an optional 16K of ROM/OTPROM. The extra 256 bytes of RAM will reside in locations 100H–1FFH and the extra 8K of ROM/OTPROM will reside in locations 4000H–5FFFH. These locations are external memory on the 8XC196KB.
- 2. The CDE pin on the KB has become a V_{SS} pin on the KC to support 16/20 MHz operation.
- 3. EPROM programming. The 8XC196KC has a different programming algorithm to support 16K of on-board memory. When performing Run-Time Programming, use the section of code in the 8XC196KC User's Guide.
- 4. ONCE Mode Entry. The ONCE mode is entered on the 8XC196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified by I_{OH1}. This Pullup must not be overridden or the 8XC196KC will enter the ONCE mode.
- 5. During the bus HOLD state, the 8XC196KC weakly holds RD, WR, ALE, BHE and INST in their inactive states. The 8XC196KB only holds ALE in its inactive state.
- A RESET pulse from the 8XC196KC is 16 states rather than 4 states as on the 8XC196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.

8XC196KC ERRATA

- 1. Missed EXTINT on P0.7.
 - The 80C196KC20 could possibly miss an EXTINT on P0.7. See techbit MC0893.
- 2. HSI_MODE divide-by-eight.
- See Faxback #2192. 3. IPD hump.

See Faxback #2311.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

intel

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "H", "L" or "M" at the end of the topside tracking number. The topside tracking number consists of nine characters and is the second line on the top side of the device. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are differences between the 270942-004 and 270942-005 datasheets:

- 1. Removed "Word Addressable Only" from Port 3 and 4 in Table 2.
- 2. Renamed PVAL to CPVER.
- 3. Removed T_{LLYV} and T_{LLGV} from the waveform diagrams.
- 4. Added HSI_MODE divide-by-eight and IPD hump to 8XC196KC errata.

The following are important differences between the 270942-002 and 270942-004 data sheets:

- 1. NMI during PTS, QBD port glitch and Divide HOLD/READY erratas were fixed and have been removed from the data sheet. The HSI errata is also removed as this is now considered normal operation.
- 2. Combined 16 and 20 MHz data sheets. Data sheet 270924-001 (20 MHz) is now obsolete.
- 3. Added 80-lead SQFP package pinout.
- 4. Added documentation for CLKOUT disable bit.
- 5. θ_{JA} for QFP package was changed to 55°C/W from 42°C/W.
- 6. θ_{JC} for QFP package was changed to 16°C/W from TBD°C/W.
- 7. T_{SAM} (MIN) in 10-bit mode was changed to 1.0 μ s from 3.0 μ s.
- 8. T_{SAM} (MIN) in 8-bit mode was changed to 1.0 µs from 2.0 µs.
- 9. IIL1 specification for port 2.0 was renamed IIL2.
- 10. I_{IL2} (MAX) is changed to TBD from -6 mA.
- 11. I_{IH1} (MAX) is changed to +200 μ A from +100 μ A.
- 12. I_{IH1} test condition changes to V_{IN} = 2.4V from V_{IN} = 5.5V.
- 13. V_{HYS} is changed to 300 mV from 150 mV.
- 14. I_{CC} (TYP) at 16 MHz is changed to 65 mA from 50 mA.
- 15. I_{CC} (MAX) at 16 MHz is changed to 75 mA from 70 mA.
- 16. I_{CC} (TYP) at 20 MHz is changed to 80 mA from 60 mA.
- 17. I_{CC} (MAX) at 20 MHz is changed to 92 mA from 86 mA.
- 18. I_{IDLE} (TYP) at 16 MHz is changed to 17 mA from 15 mA.
- 19. I_{IDLE} (MAX) at 16 MHz is changed to 25 mA from 30 mA.
- 20. I_{IDLE} (TYP) at 20 MHz is changed to 21 mA from 15 mA.
- 21. I_{IDLE} (MAX) at 20 MHz is changed to 30 mA from 35 mA.
- 22. I_{PD} (TYP) at 16 MHz is changed to 8 μA from 15 $\mu A.$
- 23. I_{PD} (MAX) at 16 MHz is changed to 15 μA from TBD.
- 24. IPD (TYP) at 20 MHz is changed to 8 μA from 18 $\mu A.$
- 25. I_{PD} (MAX) at 20 MHz is changed to 15 μA from TBD.
- 26. T_{CLDV} (MAX) is changed to $T_{OSC}-45$ ns from $T_{OSC}-$ 50 ns.
- 27. T_{LLAX} (MIN) is changed to T_{OSC} -35 ns from T_{OSC} -40 ns.
- 28. T_{CHWH} (MIN) is changed to -5 ns from -10 ns.
- 29. T_{RHAX} (MIN) is changed to T_{OSC} 25 ns from T_{OSC} 30 ns.
- 30. T_{HALAZ} (MAX) is changed to +15 ns from +10 ns.
- 31. T_{HALBZ} (MAX) is changed to +20 ns from +15 ns.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

intel

8XC196KC/8XC196KC20

- 32. T_{HAHBV} (MAX) is now specified at +15 ns, was formerly unspecified.
- The T_{LLYV} and T_{LLGV} specifications were removed. These specifications are not required in high-speed systems designs.
- 34. Added EXTINT, P0.7 errata to Errata section.

The following are the important differences between the -001 and -002 versions of data sheet 270942.

- 1. Express and Commercial devices are combined into one data sheet. The Express only data sheet 270794-001 is obsolete.
- 2. Removed KB/KC feature set differences, pin definition table, and SFR locations and bitmaps.
- 3. Added programming pin function to package drawings and pin descriptions.
- 4. Changed absolute maximum temperature under bias from 0° C to $+70^{\circ}$ C to -55° C to $+125^{\circ}$ C.
- 5. Replaced V_{OH2} specification with I_{OH1} and I_{IL1} specifications.
- 6. Added I_{IH1} specification for NMI pulldown resistors.
- 7. Added maximum hold latency table.
- 8. Added external oscillator and external clock circuit drawings.
- 9. Changed Clock Drive T_{XHXX} and T_{XLXX} Min spec to 20 ns.
- 10. Fixed Serial Port T_{XLXH} specification.
- 11. Added 8- and 10-bit mode A/D operating conditions tables.
- 12. Specified operating range for sample and convert times.
- 13. Added specification for voltage on analog input pin.
- 14. Put operating conditions for EPROM programming into tabular format.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw