



SA16

FEATURES

- HALF BRIDGE OUTPUT
- WIDE SUPPLY RANGE—16-500V
- 10A CONTINUOUS TO 75°C CASE
- 3 PROTECTION CIRCUITS
- ANALOG OR DIGITAL INPUTS
- SYNCHRONIZED OR EXTERNAL OSCILLATOR
- FLEXIBLE FREQUENCY CONTROL

APPLICATIONS

- MOTORS
- REACTIVE LOADS
- LOW FREQUENCY SONAR
- LARGE PIEZO ELEMENTS
- OFF-LINE DRIVERS
- C-D WELD CONTROLLER

DESCRIPTION

The SA16 is a half bridge pulse width modulation amplifier that can supply 5000W to the load. Flexible frequency control is provided. An internal 45kHz oscillator requires no external components and can be used to synchronize multiple amplifiers. The oscillator output may be divided down and connected to the clock input to lower the switching frequency. The clock input stage divides by two and determines the output switching rate (normally 22.5 kHz). A shutdown input turns off both output drivers. High side current sensing protects the amplifier from shorts to ground. In addition, the half bridge output MOSFETs are protected from thermal overloads by directly sensing the temperature of the die. The 12-pin hermetic MO-127/40S power package occupies only 3 square inches of board space.


BLOCK DIAGRAM AND TYPICAL APPLICATION PROGRAMMABLE POWER SUPPLY



12-pin DIP PACKAGE STYLE DD

Http://www. 100y. com. tw


EXTERNAL CONNECTIONS



Case tied to pin 5. Allow no current in case. Bypassing of supplies is required. Package is Apex MO-127/40S. See Outline Dimensions/Packages in Apex data book.

If +PWM < RAMP/-PWM then OUT = HIGH.

*See text



SA16

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

ABSOLUTE MAXIMUM RATINGS SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

SPECIFICATIONS

PARAMETER	TEST CONDITIONS ²	MIN	TYP	MAX	UNITS
CLOCK (CLK)	-ON:TH	001.	VIII	N .	1.100 1.
CLK OUT, high level ⁴ CLK OUT, low level ⁴ FREQUENCY RAMP, center voltage RAMP, P-P voltage CLK IN, low level ⁴ CLK IN, high level ⁴	I _{OUT} ≤ 1mA I _{OUT} ≤ 1mA	4.8 0 44 0 3.7	45 5 4	5.3 .4 46 .9 5.4	V V kHz V V V
OUTPUT	100Y.COMITW WY	1007			
R _{ON} EFFICIENCY, 10A output SWITCHING FREQUENCY CURRENT, continuous ⁴ CURRENT, peak ⁴	Each output driver $V_S = 500V$ OSC in ÷ 2 75°C case	22.05 10 14	97 22.5	.48 22.95	Ω % kHz A A
POWER SUPPLY	M. To COM CLM	MMW.		WILL	
$\begin{array}{l} \text{VOLTAGE, V}_{\text{S}} \\ \text{VOLTAGE, V}_{\text{CC}} \\ \text{CURRENT, V}_{\text{CC}} \\ \text{CURRENT, V}_{\text{CC, shutdown}} \\ \text{CURRENT, V}_{\text{S}} \end{array}$	Full temperature range Full temperature range I _{OUT} = 0 No Load	16 ⁵ 14	240 15	500 16 80 50 90	V V mA mA mA
I _{LIM} /SHUTDOWN	M. M. M. Took COW. T.			COMP	V V
TRIP POINT INPUT CURRENT	WWW.100X.COM.TW	90		110 100	mV nA
THERMAL ³	WWW.100Y.COM	N v		OX.CO.	
RESISTANCE, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, for each die Full temperature range Meets full range specifications	-25	12	.83 +85	°C/W °C/W °C

NOTES: 1.

- 1. Each of the two output transistors can dissipate 150W.
- 2. Unless otherwise noted: $T_C = 25^{\circ}C$, V_S , V_{CC} at typical specification.
- 3. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- 4. Guaranteed but not tested.
- 5. If 100% duty cycle is not required $V_{\text{S(MIN)}} = 0V$.

CAUTION


The SA16 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

TYPICAL PERFORMANCE GRAPHS

Http://www. 100y. com. tw

SA16



SA16

GENERAL

Please read Application Note 30 on "PWM Basics". Refer to Application Note 1 "General Operating Considerations" for helpful information regarding power supplies, heat sinking and mounting. Visit www.apexmicrotech.com for design tools that help automate pwm filter design and heat sink selection. The "Application Notes" and "Technical Seminar" sections contain a wealth of information on specific types of applications. Information on package outlines, heat sinks, mounting hardware and other accessories are located in the "Packages and Accessories" section. Evaluation Kits are available for most Apex product models, consult the "Evaluation Kit" section for details. For the most current version of all Apex product data sheets, visit www.apexmicrotech.com.

CLOCK CIRCUIT AND RAMP GENERATOR

The clock frequency is internally set to a frequency of approximately 45kHz. The CLK OUT pin will normally be tied to the CLK IN pin. The clock is divided by two and applied to an RC network which produces a ramp signal at the –PWM/RAMP pin. An external clock signal can be applied to the CLK IN pin for synchronization purposes. If a clock frequency lower than 45kHz is chosen an external capacitor must be tied to the –PWM/RAMP pin. This capacitor, which parallels an internal capacitor, must be selected so that the ramp oscillates 4 volts p-p with the lower peak 3 volts above ground.

PWM INPUTS

The half bridge driver may be accessed via the pwm input comparator. When +PWM < -PWM then OUT is HIGH. A motion control processor which generates the pwm signal can drive these pins with signals referenced to SIG GND.

PROTECTION CIRCUITS

A high side current monitor will latch off the output transistors when the high side current rises to approximately 150% of




FIGURE A. PROTECTING AGAINST SHORTS TO +Vs.

rated output. The temperature of the output transistors is also monitored. When either of the output transistors reaches approximately 165°C both are latched off. In either case, it will be necessary to remove the fault condition and recycle power to Vcc to restart the circuit. A short to +Vs can be protected against by inserting a sensing resistor into the PWR GND circuit as shown in Figure A.

In Figure A, the sense resistor inserted into the PWR GND connection is tied to the SHDN pin. When the current from a

short to +Vs develops 100 mV across the sense resistor the shutdown circuit will shut off the output transistors for the remainder of the switching cycle. The SA16 will restart at the beginning of a new cycle and retest for this condition. This circuit does not test for shorts to ground. The RC circuit R_1 , C_1 filters out any switching spikes and may need to be adjusted to ignore normal current spikes in the application circuit.




FIGURE B. ADDING SHUTDOWN CONTROL.

An external shutdown command can be mixed with the protection circuit of Figure A. In figure B a 5V shutdown command signal is divided down by R_2 , R_1 to the 100 mV threshold level of the SHDN pin of the SA16. As long as the shutdown command remains high both output transistors will remain off.

BYPASSING

Adequate bypassing of the power supplies is required for proper operation. Failure to do so can cause erratic and low efficiency operation as well as excessive ringing at the outputs. The Vs supply should be bypassed with at least a $1\mu F$ ceramic capacitor in parallel with another low ESR capacitor of at least $10\mu F$ per amp of output current. Capacitor types rated for switching applications are the only types that should be considered. The bypass capacitors must be physically connected directly to the power supply pins. Even one inch of lead length will cause excessive ringing at the outputs. This is due to the very fast switching times and the inductance of the lead connection. The bypassing requirements of the Vcc supply are less stringent, but still necessary. A $.1\mu F$ to $.47\mu F$ ceramic capacitor connected directly to the Vcc pin will suffice.

STARTUP CONDITIONS

The high side of the all N channel output half bridge circuit is driven by a bootstrap circuit and charge pump arrangement. In order for the circuit to produce a 100% duty cycle indefinitely the low side transistor must have previously been in the ON condition. This means, in turn, that if the input signal to the SA16 at startup is demanding a 100% duty cycle, the output may not follow the command and may be in a tri-state condition. The ramp signal must cross the input signal at some point to correctly determine the output state. After the ramp crosses the input signal level one time, the output state will be correct thereafter.