



**MOTOROLA**

Order this document by SG3526/D

**SG3526**

## Pulse Width Modulation Control Circuit

The SG3526 is a high performance pulse width modulator integrated circuit intended for fixed frequency switching regulators and other power control applications.

Functions included in this IC are a temperature compensated voltage reference, sawtooth oscillator, error amplifier, pulse width modulator, pulse metering and steering logic, and two high current totem pole outputs ideally suited for driving the capacitance of power FETs at high speeds.


Additional protective features include soft start and undervoltage lockout, digital current limiting, double pulse inhibit, adjustable dead time and a data latch for single pulse metering. All digital control ports are TTL and B-series CMOS compatible. Active low logic design allows easy wired-OR connections for maximum flexibility. The versatility of this device enables implementation in single-ended or push-pull switching regulators that are transformerless or transformer coupled. The SG3526 is specified over a junction temperature range of 0° to +125°C.

- 8.0 V to 35 V Operation
- 5.0 V ±1% Trimmed Reference
- 1.0 Hz to 400 kHz Oscillator Range
- Dual Source/Sink Current Outputs: ±100 mA
- Digital Current Limiting
- Programmable Dead Time
- Undervoltage Lockout
- Single Pulse Metering
- Programmable Soft-Start
- Wide Current Limit Common Mode Range
- Guaranteed 6 Unit Synchronization

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)


### PULSE WIDTH MODULATION CONTROL CIRCUIT

#### SEMICONDUCTOR TECHNICAL DATA




N SUFFIX  
PLASTIC PACKAGE  
CASE 707

#### PIN CONNECTIONS



Representative Block Diagram



#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
SG3526N	T <sub>J</sub> = 0° to +125°C	Plastic DIP

## MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	+40	Vdc
Collector Supply Voltage	V <sub>C</sub>	+40	Vdc
Logic Inputs		-0.3 to +5.5	V
Analog Inputs		-0.3 to V <sub>CC</sub>	V
Output Current, Source or Sink	I <sub>O</sub>	±200	mA
Reference Load Current (V <sub>CC</sub> = 40 V, Note 2)	I <sub>ref</sub>	50	mA
Logic Sink Current		15	mA
Power Dissipation T <sub>A</sub> = +25°C (Note 3) T <sub>C</sub> = +25°C (Note 4)	P <sub>D</sub>	1000 3000	mW
Thermal Resistance Junction-to-Air	R <sub>θJA</sub>	100	°C/W
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	42	°C/W
Operating Junction Temperature	T <sub>J</sub>	+150	°C
Storage Temperature Range	T <sub>Stg</sub>	-65 to +150	°C
Lead Temperature (Soldering, 10 Seconds)	T <sub>Solder</sub>	±300	°C

- NOTES:**
1. Values beyond which damage may occur.
  2. Maximum junction temperature must be observed.
  3. Derate at 10 mW/°C for ambient temperatures above +50°C.
  4. Derate at 24 mW/°C for case temperatures above +25°C.

## RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	8.0	35	Vdc
Collector Supply Voltage	V <sub>C</sub>	4.5	35	Vdc
Output Sink/Source Current (Each Output)	I <sub>O</sub>	0	±100	mA
Reference Load Current	I <sub>ref</sub>	0	20	mA
Oscillator Frequency Range	f <sub>osc</sub>	0.001	400	kHz
Oscillator Timing Resistor	R <sub>T</sub>	2.0	150	kΩ
Oscillator Timing Capacitor	C <sub>T</sub>	0.001	20	μF
Available Deadtime Range (40 kHz)	—	3.0	50	%
Operating Junction Temperature Range	T <sub>J</sub>	0	+125	°C

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# SG3526

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +15$  Vdc,  $T_J = T_{low}$  to  $T_{high}$  [Note 5], unless otherwise noted.)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>REFERENCE SECTION</b> (Note 6)					
Reference Output Voltage ( $T_J = +25^\circ C$ )	$V_{ref}$	4.90	5.00	5.10	V
Line Regulation ( $+8.0 \text{ V} \leq V_{CC} \leq +35 \text{ V}$ )	Regline	—	10	30	mV
Load Regulation ( $0 \text{ mA} \leq I_L \leq 20 \text{ mA}$ )	Regload	—	10	50	mV
Temperature Stability	$\Delta V_{ref}/\Delta T$	—	10	—	mV
Total Reference Output Voltage Variation ( $+8.0 \text{ V} \leq V_{CC} \leq +35 \text{ V}$ , $0 \text{ mA} \leq I_L \leq 20 \text{ mA}$ )	$\Delta V_{ref}$	4.85	5.00	5.15	V
Short Circuit Current ( $V_{ref} = 0 \text{ V}$ ) (Note 2)	$I_{SC}$	25	80	125	mA
<b>UNDERVOLTAGE LOCKOUT</b>					
Reset Output Voltage ( $V_{ref} = +3.8 \text{ V}$ )		—	0.2	0.4	V
Reset Output Voltage ( $V_{ref} = +4.8 \text{ V}$ )		2.4	4.8	—	V
<b>OSCILLATOR SECTION</b> (Note 7)					
Initial Accuracy ( $T_J = +25^\circ C$ )		—	$\pm 3.0$	$\pm 8.0$	%
Frequency Stability over Power Supply Range ( $+8.0 \text{ V} \leq V_{CC} \leq +35 \text{ V}$ )	$\frac{\Delta f_{osc}}{\Delta V_{CC}}$	—	0.5	1.0	%
Frequency Stability over Temperature ( $\Delta T_J = T_{low}$ to $T_{high}$ )	$\frac{\Delta f_{osc}}{\Delta T_J}$	—	2.0	—	%
Minimum Frequency ( $R_T = 150 \text{ k}\Omega$ , $C_T = 20 \mu\text{F}$ )	$f_{min}$	—	0.5	—	Hz
Maximum Frequency ( $R_T = 2.0 \text{ k}\Omega$ , $C_T = 0.001 \mu\text{F}$ )	$f_{max}$	400	—	—	kHz
Sawtooth Peak Voltage ( $V_{CC} = +35 \text{ V}$ )	$V_{osc(P)}$	—	3.0	3.5	V
Sawtooth Valley Voltage ( $V_{CC} = +8.0 \text{ V}$ )	$V_{osc(V)}$	0.45	0.8	—	V
<b>ERROR AMPLIFIER SECTION</b> (Note 8)					
Input Offset Voltage ( $R_S \leq 2.0 \text{ k}\Omega$ )	$V_{IO}$	—	2.0	10	mV
Input Bias Current	$I_{IB}$	—	-350	-2000	nA
Input Offset Current	$I_{IO}$	—	35	200	nA
DC Open Loop Gain ( $R_L \geq 10 \text{ M}\Omega$ )	$A_{VOL}$	60	72	—	dB
High Output Voltage ( $V_{Pin\ 1} - V_{Pin\ 2} \geq +150 \text{ mV}$ , $I_{source} = 100 \mu\text{A}$ )	$V_{OH}$	3.6	4.2	—	V
Low Output Voltage ( $V_{Pin\ 2} - V_{Pin\ 1} \geq +150 \text{ mV}$ , $I_{sink} = 100 \mu\text{A}$ )	$V_{OL}$	—	0.2	0.4	V
Common Mode Rejection Ratio ( $R_S \leq 2.0 \text{ k}\Omega$ )	$CMRR$	70	94	—	dB
Power Supply Rejection Ratio ( $+12 \text{ V} \leq V_{CC} \leq +18 \text{ V}$ )	$PSRR$	66	80	—	dB

**NOTES:** 2. Maximum junction temperature must be observed.

5.  $T_{low} = 0^\circ C$        $T_{high} = +125^\circ C$

6.  $I_L = 0 \text{ mA}$  unless otherwise noted.

7.  $f_{osc} = 40 \text{ kHz}$  ( $R_T = 4.12 \text{ k}\Omega \pm 1\%$ ,  $C_T = 0.01 \mu\text{F} \pm 1\%$ ,  $R_D = 0 \Omega$ )

8.  $0 \text{ V} \leq V_{CM} \leq +5.2 \text{ V}$ .

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# SG3526

## ELECTRICAL CHARACTERISTICS (continued)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>PWM COMPARATOR SECTION (Note 7)</b>					
Minimum Duty Cycle (VCompensation = +0.4 V)	DC <sub>min</sub>	—	—	0	%
Maximum Duty Cycle (VCompensation = +3.6 V)	DC <sub>max</sub>	45	49	—	%
<b>DIGITAL PORTS (SYNC, SHUTDOWN, RESET)</b>					
Output Voltage (High Logic Level) (I <sub>source</sub> = 40 µA) (Low Logic Level) (I <sub>sink</sub> = 3.6 mA)	V <sub>OH</sub> V <sub>OL</sub>	2.4 —	4.0 0.2	— 0.4	V
Input Current — High Logic Level (High Logic Level) (V <sub>IH</sub> = +2.4 V) (Low Logic Level) (V <sub>IL</sub> = +0.4 V)	I <sub>IH</sub> I <sub>IL</sub>	— —	-125 -225	-200 -360	µA
<b>CURRENT LIMIT COMPARATOR SECTION (Note 9)</b>					
Sense Voltage (R <sub>S</sub> ≤ 50 Ω)	V <sub>sense</sub>	80	100	120	mA
Input Bias Current	I <sub>IB</sub>	—	-3.0	-10	µA
<b>SOFT-START SECTION</b>					
Error Clamp Voltage (Reset = +0.4 V)		—	0.1	0.4	V
C <sub>Soft-Start</sub> Charging Current (Reset = +2.4 V)	I <sub>CS</sub>	50	100	150	µA
<b>OUTPUT DRIVERS</b> (Each Output, V <sub>C</sub> = +15 Vdc, unless otherwise noted.)					
Output High Level I <sub>source</sub> = 20 mA I <sub>source</sub> = 100 mA	V <sub>OH</sub>	12.5 12	13.5 13	— —	V
Output Low Level I <sub>sink</sub> = 20 mA I <sub>sink</sub> = 100 mA	V <sub>OL</sub>	— —	0.2 1.2	0.3 2.0	V
Collector Leakage, V <sub>C</sub> = +40 V	I <sub>C(leak)</sub>	—	50	150	µA
Rise Time (C <sub>L</sub> = 1000 pF)	t <sub>r</sub>	—	0.3	0.6	µs
Fall Time (C <sub>L</sub> = 1000 pF)	t <sub>f</sub>	—	0.1	0.2	µs
Supply Current (Shutdown = +0.4 V, V <sub>CC</sub> = +35 V, R <sub>T</sub> = 4.12 kΩ)	I <sub>CC</sub>	—	18	30	mA


NOTES: 7. f<sub>osc</sub> = 40 kHz (R<sub>T</sub> = 4.12 kΩ ± 1%, C<sub>T</sub> = 0.01 µF ± 1%, R<sub>D</sub> = 0 Ω)

8. 0 V ≤ V<sub>CM</sub> ≤ +5.2 V


9. 0 V ≤ V<sub>CM</sub> ≤ +12 V

**勝特力材料 886-3-5753170**  
**胜特力电子(上海) 86-21-54151736**  
**胜特力电子(深圳) 86-755-83298787**  
[Http://www.100y.com.tw](http://www.100y.com.tw)


**Figure 1. Reference Stability over Temperature**




**Figure 3. Error Amplifier Open Loop Frequency Response**




**Figure 5. Undervoltage Lockout Characteristic**




**Figure 2. Reference Voltage as a Function Supply Voltage**




**Figure 4. Current Limit Comparator Threshold**




**Figure 6. Output Driver Saturation Voltage as a Function of Sink Current**




**Figure 7.  $V_C$  Saturation Voltage as a Function of Sink Current**




**Figure 8. Oscillator Period**



**Figure 9. Error Amplifier**




**Figure 10. Undervoltage Lockout**



勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-54151736  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)


**Figure 11. Pulse Processing Logic**



The metering Flip-Flop is an asynchronous data latch which suppresses high frequency oscillations by allowing only one PWM pulse per oscillator cycle.


The memory Flip-Flop prevents double pulsing in a push-pull configuration by remembering which output produced the last pulse.

**Figure 12. Extending Reference Output Current Capability**




\* May be required with some types of transistors


**Figure 13. Error Amplifier Connections**




**Figure 14. Oscillator Connections**




**Figure 15. Foldback Current Limiting**



**Figure 16. Soft-Start Circuitry**




**Figure 17. Driving VMOS Power FETs**




The totem pole output drivers of the SG3526 are ideally suited for driving the input capacitance of power FETs at high speeds.

## SG3526

**Figure 18. Half-Bridge Configuration**




**Figure 19. Flyback Converter with Current Limiting**




In the above circuit, current limiting is accomplished by using the current limit comparator output to reset the soft-start capacitor.

**Figure 20. Single-Ended Configuration**



**Figure 21. Push-Pull Configuration**





勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-54151736  
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

**SG3526**  
**OUTLINE DIMENSIONS**

**N SUFFIX**  
PLASTIC PACKAGE  
CASE 707-02  
ISSUE C



NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	22.22	23.24	0.875	0.915
B	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
F	1.27	1.78	0.050	0.070
G	2.54	BSC	0.100	BSC
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62	BSC	0.300	BSC
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-54151736  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)