

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS


The LS160A/161A/162A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	LS160A	LS161A
Synchronous Reset	LS162A	LS163A

- Synchronous Counting and Loading
- Two Count Enable Inputs for High Speed Synchronous Expansion
- Terminal Count Fully Decoded
- Edge-Triggered Operation
- Typical Count Rate of 35 MHz
- ESD > 3500 Volts

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


*MR for LS160A and LS161A *SR for LS162A and LS163A

PIN NAME	ES WWW.100X.CO	LOADI	NG (Note a)
	WWW. MOY.CO	HIGH	LOW
PE	Parallel Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
$P_0 - P_3$	Parallel Inputs	0.5 U.L.	0.25 U.L.
CEP	Count Enable Parallel Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
SR	Synchronous Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = $40 \,\mu A \,HIGH/1.6 \,mA \,LOW$.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS

LOW POWER SCHOTTKY






D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION


SN54LSXXXJ SN74LSXXXN SN74LSXXXD SOIC

Ceramic Plastic



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

STATE DIAGRAM



LOGIC EQUATIONS

Count Enable = CEP • CET • PE TC for LS160A & LS162A = CET • Q₀ • Q₁ • Q₂ • Q₃ TC for LS<u>16</u>1A & LS163A = CET • Q₀ • Q₁ • Q₂ • Q₃ Preset = <u>PE</u> • CP + (rising clock edge) Reset = MR (LS160A & LS161A) Reset = SR • CP + (rising clock edge) (LS162A & LS163A)

NOTE:

The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.

FUNCTIONAL DESCRIPTION

The LS160A/161A/162A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. The counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and PE inputs are HIGH. When the PE is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP_or CET can be used to inhibit the count sequence. With the PE held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET•CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do *not* generate a TC output.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state <u>0 (LLLL)</u>.

The Master Reset (MR) of the LS160A and LS161A is asynchronous. When the MR is LOW, it over<u>rides</u> all other input conditions and sets the outputs L<u>OW</u>. The MR pin should never be left open. If not used, the MR pin should be tied through a resistor to V_{CC}, or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (SR) input of the LS162A and LS163A acts <u>as</u> an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE

-	_			
*SR	PE	CET	CEP	Action on the Rising Clock Edge (\neg)
L	Х	Х	Х	RESET (Clear)
н	L	Х	Х	LOAD ($P_n \rightarrow Q_n$)
н	н	Н	н	COUNT (Increment)
н	н	L	Х	NO CHANGE (Hold)
Н	Н	Х	L	NO CHANGE (Hold)

*For the LS162A and LS163A only.

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

FAST AND LS TTL DATA

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW OM.TW

Symbol	Parameter		Min	Тур	Max	Uni
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	WWW	V.C	-0.4	mA
IOL	Output Current — Low	54 74	WW	V.100Y.	4.0 8.0	mA

1004.00 W.100Y.C

	NY.COMETW V		Limits		N	WWW. 100Y.CONTW			
Symbol	Parameter	TAN S	Min Typ Max		Unit	Test Conditions			
VIH	Input HIGH Voltage		2.0	.100Y.	COM.	V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage		NN N	1005	0.7	v	Guaranteed Input LOW Voltage for		
VIL SIL	input LOW Voltage	74	WW	N	0.8	v	All Inputs		
VIK	Input Clamp Diode Voltag	e	VI	-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
Veu	54		2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$		
Vон	Output HIGH Voltage	74	2.7	3.5	001	V	or VIL per Truth Table		
Vei	Output LOW Voltage		Z	0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} or V_{IH}$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
ІН	In <u>put</u> HIGH Current <u>MR</u> , Data, CEP, Clock PE, CET			MM	20 40	μA	V _{CC} = MAX, V _{II}	N = 2.7 V	
	MR, Data, CEP, Clock PE, CET			W	0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
IIL	In <u>put L</u> OW Current <u>MR</u> , Data, CEP, Clock PE, CET		TW		-0.4 -0.8	mA	V _{CC} = MAX, V _I	N = 0.4 V	
los	Short Circuit Current (Not	e 1)	-20	-	-100	mA	V _{CC} = MAX	WW.	
ICC	Power Supply Current Total, Output HIGH Total, Output LOW	07.CO	M.TV	N	31 32	mA	V _{CC} = MAX	LM MMM	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW LS162A and LS163A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	COM. I WW. I			Limits	-1		WW.100 COM.		
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH 001	Input HIGH Voltage		2.0	co _M	LM	V	Guaranteed Inpu All Inputs	ut HIGH Voltage for	
V. N.100		54	100 .	CON	0.7	v	Guaranteed Inpu	ut LOW Voltage for	
VIL Input LOW Voltage		74	x1.100		0.8	v	All Inputs	COM.IN	
VIK	Input Clamp Diode Voltag	10	-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	= – 18 mA		
Vau	/OH Output HIGH Voltage 54 74		2.5	3.5	T	V 💦	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table		
vон			2.7	3.5	ON.	V			
Var	Output LOW Voltage	54, 74	WW	0.25	0.4	V	I _{OL} = 4.0 mA V _{IN} = V _{IL} or V _{IH}	$V_{CC} = V_{CC} MIN,$	
VOL	Output EOW Voltage		VWID	0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
ИИ	Input HIGH Current <u>Da</u> ta, CEP <u>, C</u> lock PE, CET, SR		WW	W.100	20 40	μA	$V_{CC} = MAX, V_{IN} = 2.7 V$		
N	<u>Da</u> ta, CEP <u>, C</u> lock PE, CET, SR		N	WW.I	0.1 0.2	mA	V _{CC} = MAX, V _{II}	N = 7.0 V	
liL	Input LOW Current Data, CEP, Clock, PE, SR CET		1	MMN.	-0.4 -0.8	mA	V _{CC} = MAX, V _I M	N = 0.4 V	
los	Short Circuit Current (Not	e 1)	-20	WW	-100	mA	V _{CC} = MAX	WWW 100Y.CO	
ICC	Power Supply Current Total, Output HIGH Total, Output LOW	OM.TW	N	WW WW	31 32	mA	V _{CC} = MAX	WWW.100Y.CO	

AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

	WW.100 × CC	Limits		1.100	V.CONT.	
Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	32		MHz	W. W. M. M.
^t PLH ^t PHL	Propagation Delay Clock to TC	COM.T	20 18	35 35	ns	00Y.COM.TW WWW
^t PLH ^t PHL	Propagation Delay Clock to Q	N.COM.	13 18	24 27	ns	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay CET to TC	107.COM	9.0 9.0	14 14	ns	W.100Y.COM.TW
^t PHL	MR or SR to Q	001.0	20	28	ns	W 1002.0

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

		SN54
AC SETUP RE	EQUIREME	ENTS (T _A = 25°C)
N. CON	1 · · ·	

Symbol Paramete	W. WWW. Lo	Limits		WWW.		
	Parameter	Min	Тур	Max	Unit	Test Conditions
twCP	Clock Pulse Width Low	25	W.,	-1	ns	V.100 COM.
tw of tw	MR or SR Pulse Width	20	T.Mo	2	ns	
t _s	Setup Time, other*	20		N .	ns	
ts	Setup Time PE or SR	25	COM	W	ns	V _{CC} = 5.0 V
^t h	Hold Time, data	3	CON	-	ns	
th 100	Hold Time, other	0		1.1	ns	
trec	Recovery Time MR to CP	15	Y	VT.M	ns	

*CEP, CET or DATA


DEFINITION OF TERMS


SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recog-

nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.








DITHER CONDITIONS: PE = L $P_0 = P_1 = P_2 = P_3 = H$

Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

AC WAVEFORMS (continued)



FAST AND LS TTL DATA