特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND


SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus **Lines Directly**
- Sign Extend Function
- **Direct Overriding Clear**


#### description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output (QH') is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the QA flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

SN54LS322A . . . J OR W PACKAGE SN74LS322A . . . DW OR N PACKAGE (TOP VIEW)



#### SN54LS322A . . . FK PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

					M.TW	N		1.1007 10019	S C SN	H/A		
			N N	INPUTS	FUNCTION	TABLE	W 1	W.100	NPUTS/	OUTPU'	TS	
OPERATION	CLR	REGISTER ENABLE G	S/P	SIGN EXTEND SE	DATA SELECT DS	OUTPUT ENABLE OE	CLK	A/Q <sub>A</sub>	01.	Mo	н/о <sub>Н</sub>	OUTPUT Q <sub>H</sub>
	L	Н	X	X 00	X	TYL	X	L	100	L	L	L
Clear	L	×	Н	X	CX	L	×	L	Lo	T.L	L	N L
Hold	Н	Н	X	X	X	L	×	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	QHO	Q <sub>H0</sub>
Shift Right	Н	L	H	H	OVE	TW	†	D0	QAn	Q <sub>Bn</sub>	QGn	QGn
SHIFT RIGHT	Н	L	Н	H	HCO.	Low	t	D1	QAn	QBn	$Q_{Gn}$	$Q_{Gn}$
Sign Extend	Н	L	Н	L.	V X	L	†	Q <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	$Q_{Gn}$	Ω <sub>Gn</sub>
Load	Н	L	L	X	X	×	t	а	b	C	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register. ister is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

QAO ... QHO = the level of QA through QH, respectively, before the indicated steady-state conditions were established

 $Q_{An} \dots Q_{Hn} = \text{the level of } Q_A \text{ through } Q_H, \text{ respectively, before the most recent } \uparrow \text{ transition of the clock}$ 

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively


a...h = the level of steady-state inputs at inputs A through H respectively



SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# logic diagram (positive logic)






# SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND


SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

#### schematics of inputs and outputs



# SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			W.	M	U "		, . (·							٦.		J.	N.	ΪM	•	17.	c0	Mr	7 V
Input voltage		WW.	٠.		00	X .				T	W			Ŋ	Ų.		-41	.1	00	17.			7 V
Off-state output voltage			W	1		. <	1 C	Ó,	Sir.			1		. 1		Ņ	,,,			, as	į "Ç	Ob.	7 V
Operating free-air temperature range:	SN54	LS322	2A	N.	<u>Į</u> Ų	in.		4	N						``			N	Ņ	-55	°C	to 12	25°C
	SN74	LS322	2A	٦.	•1	96	N.	٧.		Á	T	W				V.			4	100	0°C	to	70°C
Storage temperature				N.				C.C	O		 		Ñ.,			V	N.		١.	-65	5°C	to 15	50°C
E 1: Voltage values are with respect to netw	ork gro	und ter	mina	al.																			
ommended operating conditions	SV																						
						$\leq N$				4													

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

			SN	54LS32	22A	SN	74LS32	2A	00 1.	
	W.W. COM	WWw.	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
√cc	Supply voltage	(.)	4.5	5	5.5	4.75	5	5.25	V	
/iH	High-level input voltage		2	Y	T. 10-	2		N	V	
/IL	Low-level input voltage	Mr All W	W	N C	0.7	N		0.5	V	
ОН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>	W.10	) <del>U</del> - (	~ () <del>}</del> 1-	- 1		-2.6	$Mr_{Ia}$	
	Tingin love. Satipat Satisfit	Q <sub>H</sub> '	1	00 %	-0.4	IN		-0.4	mA	
loL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>	MM	·	12	TW.		24	44	
	Y 31 100 s	QH'		700.	4	1. 7	<b>«</b> 1	8	mA	
f <sub>clock</sub>	Clock frequency		0	100	20	0	N.	20	MHz	
w(clock)	Width of clock pulse	Clock high	30	N.	V.C	30	W	×	MAN	
W(Clock)	100	Clock low	10	11.10	0	10			ns	
w(clear)		Clear low	20	<b>41.1</b>	001.	20	7.11		ns	
		Data select	101		.Voo	10↑	W		WV	
		High-level data <sup>†</sup>	201	Wix	Ina	20t	1.02	ď.	ns	
su	Setup time	Low-level data <sup>†</sup>	201		1,100	201	$M_{IJ}$			
·su	Setup time	Clear inactive-state	201	MW	- 400	20t	Til	W		
		Register enable G high	351	-1111	11.2	35↑	Divi	avi V		
		Register enable G low	50↑		TV 10	501	·M.	1		
		Data select	10t		N 1	10↑	- 1	TW		
٠,	Hold time	Data <sup>†</sup>	21	<b>*</b> XX	MIN.	2↑	$Co_{k}$	W		
<sup>t</sup> h	Hold time	Register enable high or low	ot ot		NWW	O↑	Y.CO	M.T.	ns	
TA	Operating free-air temperature	TANN . T CON	- 55		125	0	VC	70	°C	

<sup>&</sup>lt;sup>†</sup>Data includes the two serial inputs and the eight input/output data lines.



<sup>†</sup>The arrow indicates that the rising edge of the clock pulse is used for reference. WWW.100Y.COM.TW

# SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAG	RAMETER	M. i.	ST CONDITION	ict com.	SN54LS322A				SN74LS322A					
PAI	ANIETER	THE TE	ST CONDITION	12.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT			
VIK	N.14 -47 C	VCC = MIN,	I <sub>I</sub> = — 18 mA	V. COP	TW		- 1.5	144.	· Voo.	- 1.5	V			
V	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.4	3.2		2.4	3.1	7 CO	) ·			
VOH	QH'	IOH = MAX		1007.0	2.5	3.4		2.7	3.4		V			
-41	QA thru QH	COMP	W.	I <sub>OL</sub> = 12 mA	T'I	0.25	0.4	MI	0.25	0.4	. 1			
VOL	CA tille CH	VCC = MIN,	$V_{IH} = 2 V$	I <sub>OL</sub> = 24 mA	Mir				0.35	0.5				
VOL	Q <sub>H</sub>	VIL = MAX		IOL = 4 mA	-11	0.25	0.4	M. a.	0.25	0.4				
	4H	$-1$ CO $N_{1}$ .	<b>N</b>	I <sub>OL</sub> = 8 mA	Dia	- NV			0.35	0.5	COR			
lozh	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 2.7 V	IN	· F .	40		ATVI.	40	μА			
IOZL	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 0.4 V		TW	- 0.4	IN	<b>V</b>	- 0.4	mA			
	A thru H	COM.		V <sub>I</sub> = 5.5 V	J CON	-37	0.1	41		0.1	V.CU			
L	Data select	V <sub>CC</sub> = MAX		V <sub>1</sub> = 7 V		$M_{T,T}$	0.2			0.2	- A			
Ц	Sign extend	ACC - INIAX		V <sub>I</sub> = 7 V	11.00		0.3	-	WW	0.3	mA			
	Any other			V <sub>1</sub> = 7 V	-7 C	DIAT.	0.1		~J (					
	A thru H, DS	11007.	1171		90 7.	. No.	40			40	00 -			
ЧН	Sign extend	V <sub>CC</sub> = MAX,	$V_1 = 2.7 V$		J.Yok.		60		W	60	μΑ			
	Any other				700	CON	20			20	10-			
	Data select	1001.0		W	1 1 00 7		- 0.8			- 0.8	100			
l <sub>IL</sub>	Sign extend	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		1.	T.CU	- 1.2	N		- 1.2	mA			
	Any other				V Tan	C(	- 0.4	- 41		- 0.4	W.In.			
18	Q <sub>A</sub> thru Q <sub>H</sub>			540	- 15	11.	- 65	- 30		- 130	-xxi 1(			
los§	QH'	V <sub>CC</sub> = MAX,	v <sub>0</sub> = 2.25	V (for 54LS only)	-10	. NY.C	- 50	- 20		- 100	mA			
Icc		V <sub>CC</sub> = MAX	· MOD		411.7	35	60		35	60	mA			

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST COND	MIN	ТҮР	MAX	UNIT	
f <sub>max</sub>		1100 J.	See Note 2	100	20	35	-1	MHz
tPLH	CLK	Q <sub>H</sub> ′	B 240	W 0 = 4600		22	33	
tPHL	CLX	M.In.ah	$R_L = 2 k\Omega$ , See Note 2	C <sub>L</sub> = 15 pF,	a CO	26	35	ns
tPHL	CLR	QH'	See Note 2		- 00	27	35	ns
<sup>t</sup> PLH	CLK W	Q <sub>A</sub> thru Q <sub>H</sub>		WW - 10	01.0	16	25	
<sup>t</sup> PHL	CLK	QA tillu QH	0 0 000 0	TWW.L	~1 C	22	33	ns
<sup>t</sup> PHL	CLR	Q <sub>A</sub> thru Q <sub>H</sub>	- 10.77	$R_L = 665 \Omega$ , $C_L = 45 pF$ ,	00 ,	22	35	ns
<sup>t</sup> PZH		0 - ahmi 00	See Note 2		1007	15	35	V
<sup>t</sup> PZL	ŌĒ	Q <sub>A</sub> thru Q <sub>H</sub>	COMP			15	35	ns
<sup>t</sup> PHZ		O. shall O.	$R_L = 665 \Omega$ ,	C <sub>L</sub> = 5 pF,	1300	15	25	
<sup>t</sup> PLZ	ŌĒ	Q <sub>A</sub> thru Q <sub>H</sub>	See Note 2		- 400	15	25	ns

 $<sup>\</sup>P_{\text{max}} \equiv \text{maximum clock frequency}$ 

tpZL ≡ output enable time to low level

 $^{tp}LH \equiv propagation delay time, low-to-high-level output \qquad tp}HZ \cong output disable time from high level$ 

 $t_{\text{PLZ}} \equiv \text{propagation delay time, high-to-low-level output} \qquad t_{\text{PLZ}} \equiv \text{output disable time from low level}$ 

tpZH = output enable time to high level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 1999, Texas Instruments Incorporated