SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INPUT	144	OUTP	UTS	
PRE	CLR	CLK	D	Q	ā
L	Н	×	×	_H10	Ľ
н	L	X	X	L	H
L	L	×	×	Ht.	Ht
н	Н	†	Н	Н	L
н	Н	t	L	L	н
н	н	L	×	00	\overline{a}_0

[†] The output levels in this configuration are not guaranteed to meet the minimum levels in V_{OH} if the lows at preset and clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.


logic symbol ‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5474...J PACKAGE
SN54LS74A, SN54S74...J OR W PACKAGE
SN7474...N PACKAGE
SN74LS74A, SN74S74...D OR N PACKAGE
(TOP VIEW)




SN5474 . . . W PACKAGE (TOP VIEW)



SN54LS74A, SN54S74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




Copyright $\ensuremath{\texttt{©}}$ 1988, Texas Instruments Incorporated




SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

schematics of inputs and outputs

74



'S74






SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

schematic

'LS74A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			7 V
Input voltage: '74, 'S74	N		5 V
'LS74A			7 V
Operating free-air temperature range:	SN54'	– 55°C to 125	5°C
	SN74'	0°C to 70	o°C
Storage temperature range		65°C to 150)°C
E 1: Voltage values are with respect to netwo	rk ground terminal.		
		勝 特 力 材 料 886-3-57531	70

NOTE 1: Voltage values are with respect to network ground terminal.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

1	AN TOOK TOTAL	W 1001.	W.T.V	SN547	4		SN7474		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	TAN TO	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	W V 1001.	2	. 44		2	-x1 10	n_{I}	V
VIL	Low-level input voltage	WWW.	JA .	W	0.8		144.	8.0	V
Іон	High-level output current	, M. Jan,	dOM	. 1	- 0.4			- 0.4	mA
IOL	Low-level output current	M 100X		TIM	16		V 1	16	mA
	TANN - T COP	CLK high	30	- T	N	30		•	L^{CO}
tw	Pulse duration	CLK low	37	Mir		37	1	1.700	ns
••		PRE or CLR low	30	217		30	MA	110	17.0
t _{su}	Input setup time before CLK†	N WWW.	20	Ohr		20	WW	M:-	ns
th	Input hold time-data after CLK †		5	Mor	, r	5	7	-1XV.1	ns
TA	Operating free-air temperature	M MM	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER TEST CONDITIONS†		1 100	SN5474	111.7		SN7474		UNIT		
PA	RAMETER	WWW.	EST CONDITIO	NS'	MIN	TYP#	MAX	MIN	TYP#	MAX	UNI
VIK		VCC = MIN,	$t_1 = -12 \text{ mA}$	AN ANY	N.V.	. N. C	- 1.5	OW		- 1.5	V
Vон		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4	$CO_{N_{\rm J}}$	2.4	3.4	W	V
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	N N.W.	0.2	0.4	M.T	0.2	0.4	V
11		VCC = MAX,	V ₁ = 5.5 V	W	4111	- 100	17.4	_ 17		1	mA
	D	-311	N.10)Mr.	TAN		40	Dar.		40	-NV
чн	ČLR		1100		44	-xx 1	120	M	7.	120	μΑ
•••	All Other	V _{CC} = MAX,	V _I = 2.4 V		W	4,	80		WT	80	W
	D			COM-		WW.	- 1.6	$CO_{\bar{D}}$	1.0	– 1.6	
	PRE §	W	1007		1//		- 1.6		$M_{i,T}$	- 1.6	mA
IL	CLR §	VCC = MAX,	V ₁ = 0.4 V			ANN A	- 3.2	W.Co	1	- 3.2] ""^
	CLK						-3.2	-7 C	O_{MT} .	- 3.2	1
los1		V _{CC} = MAX	M 177 100	DI. TIN	- 20	M.	- 57	- 18	Mo.	– 57	mA
ICC#		V _{CC} = MAX,	See Note 2	ON COME		8.5	15	W.	8.5	15	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching charateristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
f _{max}			M.100 COM.1	15 25		MHz
^t PLH	PRE or CLR	Q or $\overline{\overline{Q}}$	WW. 1001.	M	25	ns
tPHL	PRE or CLR	Q or Q	$R_L = 400 \Omega$, $C_L = 15 pF$		40	ns
^t PLH			M. 100 r. CON'II.	14	25	ns
tPHL	CLK	Q or Q	MM 100X.Co.	20	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

[#]Average per flip-flop.

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	100X- 11XW W	11007. OM.I	SI	V54LS7	4A	1.100	SN74LS	74A	
				NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	COM	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	M 100 F COM	2		44	2	00 .	Mod	V
VIL	Low-level input voltage	MIN CONT.CO	WT.		0.7	11.	4007	8.0	V
ЮН	High-level output current	WW. TOO	VI • *	KT.	-0.4	WW	.10	-0.4	mA
IOL	Low-level output current	W 1003	$\sqrt{1/T}$		4	~1	1.100	8	mA
fclock	Clock frequency	MAN TOWNER	0	W	25	0	. 40	25	MHz
	COM	CLK high	25	-43[25	M.r.	~ (C</td <td>Obs</td>	Obs
t _W	Pulse duration	PRE or CLR low	25	LAL		25	-xV.1	00 7.	ns
****	MINN.	High-level data	20	W		20	N	4007	ns
t _{su}	Setup time-before CLK t	Low-level data	20		1	20		To.	(1)
th	Hold time-data after CLK †	W 1003	5			5		1100°	ns
TA	Operating free-air temperature	N WWW.	- 55	- 1	125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	11/1	1007.	N.T.M.	N T	SI	N54LS7	4A	SI	N74LS7	4A	UNIT
PA	RAMETER	RAMETER TEST CONDITIONS†		MIN	TYP#	MAX	MIN	TYP	MAX	ONT	
VIK		V _{CC} = MIN,	I _I = - 18 mA			1 CO	- 1.5	N		- 1.5	V
V _{OH}		V _{CC} = MIN, I _{OH} = - 0.4 mA	COLL	V _{IL} = MAX,	2.5	3.4	Mi	2.7	3.4	WW	N-V
		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4	TW	0.25	0.4	V
VOL		V _{CC} = MIN, I _{OL} = 8 mA	V _{IL} = MAX,	V _{IH} = 2 V,	WW.	100 A		LTY	0.35	0.5	MM
	D or CLK		1002-1003	1.11	V .	100	0.1	$M_{i,T}$	4.	0.1	mA
կ	CLR or PRE	V _{CC} = MAX,	V ₁ = 7 V			. 00	0.2	- 11	W	0.2	
	D or CLK		ON CON			N.70.	20	Ohr.	- 1	20	μА
ЧН	CLR or PRE	V _{CC} = MAX,	V ₁ = 2.7 V		1/1/1	-x1 10	40	Ma	11/1/4	40	44
	D or CLK		ST CO	TAN .		144-	- 0.4	DO.	TVN.	- 0.4	mA
HL	CLR or PRE	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.8	CO1	17.2	- 0.8	IIIA
los§		V _{CC} = MAX,	See Note 4	TIM	- 20	V V	- 100	- 20	T.M	- 100	mA
ICC (To	tal)	V _{CC} = MAX,	See Note 2	OFT	V	4	8	V.CU	4	8	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			TW.	25	33		MHz
^t PLH		Q or Q	R _L = 2 kΩ, C _L = 15 pF		13	25	ns
tPHL	CLR, PRE or CLK	Q or Q	100 X.		25	40	ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	11001.0 W.I.M.		1.7	SN54S7	14		SN74S7	4	
		MMM. OUX.CO	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	TIMAN.	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	W 100	2			2	± 1.1	no -	V
VIL	Low-level input voltage	MM. TOUX.	_ (TW	0.8		V 1	8.0	٧
ЮН	High-level output current	TINN	$CO_{Z_{1}}$	- XX	-1	-41	WW.	-1	mA
IOL	Low-level output current	100 2		1.7	20			20	mA
	WWW. WY.CO. TV	CLK high	6		N	6	MAN	400	N.C.
tw	Pulse duration	CLK low	7.3	Mr	-31	7.3	TW.	11.10	ns
**		CLR or PRE low	7			7	111	-axi 10	95.
	STMN. STCO.	High-level data	3	0-	TW	3	WV		M.
t _{su}	Setup time, before CLK t	Low-level data	3	$\neg ON_I$. * 1	3	-1		ns
th	Input hold time - data after CLK 1	IN N	2		TIV	2	1/1	\ \ 	ns
TA	Operating free-air temperature	TIN THINK	- 55	C_{O_2}	125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		NW LOON	WY WY	- 10	SN54S74	4.71	SN74S74	4	
PAF	RAMETER		TEST CONDITIONS†	MIN	TYP\$ MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = — 18 mA,	1.W	-1.5	11.5	1	- 1.2	V.
V _{OH}		V _{CC} = MIN, I _{OH} = - 1 mA	$V_{1H} = 2 V$, $V_{1L} = 0.8 V$,	2.5	3.4	2.7	3.4		V
VOL	·	V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V, V _{IL} = 0.8 V,	WWW	0.5		(W	0.5	WW
f ₁		V _{CC} = MAX,	V _I = 5.5 V	WW	W. T.		TXX.	1	mA
	D	The state of the s	1100 - ONI.1		50	Mon		50	
l _{tH}	CLR	V _{CC} = MAX,	V ₁ = 2.7 V		150		W. T.	150	μΑ
	PRE or CLK	733			100		12.	100	- 43
	D		1100 - OM:1		7XX 100	2		- 2	
	CLR¶		NY CONTRA				1	1 -6	mA
ll L	PRE¶	V _{CC} = MAX,	V ₁ = 0.5 V		V	<1 C		-4	""
	CLK				-4	$0_{0,r}$	Mo	-4	
loss		V _{CC} = MAX	WWW. DOV.CO	- 40	- 100	- 40		- 100	mA
Icc#		V _{CC} = MAX,	See Note 2	« 1	15 25	5	15	25	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax			COM.	75	110		MHz
tPLH .	PRE or CLR	Qorā	VW 100Y.Com.TW		4	6	ns
	PRE or CLR (CLK high)	a or a	$R_1 = 280 \Omega$. $C_1 = 15 pF$		9	13.5	ns
^t PHL	PRE or CLR (CLK low)	1 uoru	R _L = 280 Ω, C _L = 15 pF		5	8	
t _{PLH}			MM.		6	9	ns
tPHL	CLK	Q or Q			6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¹Clear is tested with preset high and preset is tested with clear high.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 1999, Texas Instruments Incorporated