### SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Direct Overriding Clear
- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage
  - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two outputenable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

SN54ALS299 . . . J PACKAGE SN74ALS299 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS299 . . . FK PACKAGE (TOP VIEW)



Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs, but has no effect on clearing, shifting, or storing data.

The SN54ALS299 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS299 is characterized for operation from 0°C to 70°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

#### **FUNCTION TABLE**

	INPUTS				W	I/O PORTS							OUTPUTS					
MODE	CLR	S1	SO	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/QE	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/QH	Q <sub>A</sub> ′	Q <sub>H′</sub>
Clear		X L H	L X H	L L X	L L X	X X X	X X X	X X X	L L X	X O	L L X	L L X	L L X	L L X	L L X	L	MET.	N <sub>L</sub>
Hold	H	X	L X	CQM	TL	X L	X	X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>
Shift Right	H	L.	H	1.CO	L	<b>↑</b>	X X	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H	H H	1.20	N. L.	ONLT	<b>↑</b>	H L	X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	1 HO	Q <sub>Bn</sub> Q <sub>Bn</sub>	H
Load	Н	H.	H	X	X	1	Χ	Х	а	b	C	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

### logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

### logic diagram (positive logic)



† I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Input voltage, V <sub>I</sub> : All inputs	
	5.5 V
Operating free-air temperature range, TA: SN	54ALS299 –55°C to 125°C
SN	74ALS299 0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

### recommended operating conditions

MM	100Y.Co -11TW	TOOLS IN		SN54ALS299			SN74ALS299			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	MM.I. W COM	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	1 1 1 1 CO	2	T.	-11	2	.UU - < 7	$c_{OM}$	V	
V <sub>IL</sub> $$	Low-level input voltage	W 1001.	MIL		0.7	TXN	100  r	0.8	V	
	Lligh lovel autout aureant	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	TIL	N	-0.4	M	11005	-0.4	- A	
ЮН	High-level output current	$Q_A - Q_H$	Ohr.	TV	-1	NWV	4.5	-2.6	mA	
1	W COM	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	cOM	-31	4	-111	M.To.	8	DM1-	
IOL	Low-level output current	Q <sub>A</sub> – Q <sub>H</sub>	Mon	TA	12	AA.	. W.10	24	mA	
TA	Operating free-air temperature	COOL WAY TOO	-55	WILL	125	0	× 1 1	70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		1007.00	MPITIONS	SN	54ALS2	99	SN	74ALS2	99	7
PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA	100	$CO_{\tilde{M}}$	-1.5		11/	-1.5	V
	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	VCC -2	2 00	$M_{II}$	V <sub>CC</sub> -2	2	WW.	Ino
Vон	0. 0	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.4	3.3	T.M	M	N		V
	Q <sub>A</sub> – Q <sub>H</sub>	VCC = 4.5 V	I <sub>OH</sub> = -2.6 mA	1111	N.C	J 5 1 1	2.4	3.2	MM	- 100
	001.0	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA	M. I.	0.25	0.4	-CXN	0.25	0.4	N.F.
\	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	vCC = 4.5 v	I <sub>OL</sub> = 8 mA	www.	00 -	coN	. 1	0.35	0.5	V
VOL	0. 0	Vac AFV	I <sub>OL</sub> = 12 mA	111	0.25	0.4	VII.	0.25	0.4	V
	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	MANA	400	Y.Co.		0.35	0.5	
1.	A – H	V FFV	V <sub>I</sub> = 5.5 V	TIVI I	1.10	0.1	Mrs	W	0.1	
l <sub>I</sub>	Any others	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V	N.	$W_{10}$	0.1	$OM_{T}$	. · · · · · · · · · · · · · · · · · · ·	0.1	mA
l <sub>IH</sub> ‡	•	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	MA	-xx1 10	20	·M.	LA	20	μΑ
. +	S0, S1, SR, SL	V ELW	YV OAVIN	-0.2		-0.2	WILL		-0.2	MA
lıL <sup>‡</sup>	Any others	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.4 V$	1	WW.	-0.1	$C_{O_{D_{2}}}$	W	-0.1	mA
_	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	V 55V	10 X-COM.TV	-15	TAX V	-70	-15	Mr.	_70	^
lO§	Q <sub>A</sub> – Q <sub>H</sub>	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	-20	1	-112	-30	MI	-112	mA
1 // 11		M. W.	Outputs high		15	28	ON.C.	15	28	-
СС		V <sub>CC</sub> = 5.5 V	Outputs low	J	22	38	ov.C	22	38	mA
		W	Outputs disabled		23	40	00	23	40	

<sup>&</sup>lt;sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



 $<sup>\</sup>ddagger$  For I/O ports (Q<sub>A</sub>-Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. WWW.100Y.COM.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

-x1XV	W. ro. COM.	MAN COM	TW	SN54A	SN54ALS299		SN74ALS299	
TN T						MIN	MAX	UNIT
fclock	Clock frequency (at 50% duty cycle)	W. 1001.	W.L.	0	17	0	30	MHz
t <sub>w</sub>	Pulse duration CLK high or low 22					16.5		
	Pulse duration	CLR low	12	MA	10	i.Co.	ns	
	W.In. COM.	S0 or S1				20	4.CO	Mr.
	Setup time before CLK↑	W. 1001.	High	18	<b>**</b>	16	-, ((	$DM_{i,I}$
t <sub>su</sub>	WWW. TOOX.CO. TIN	Serial or parallel data	Low	15	MA	6	01.	ns
	Inactive-state setup time before CLK↑†	CLR	15	W	15	OOY.		
th	COM.	S0 or S1		0	< X	0		$CO_{2a}$
	Hold time after CLK↑	Serial or parallel data	COM	0	7	0	100.	ns

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.

### switching characteristics (see Figure 1)

WW.100Y.COM.TW

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2 T <sub>A</sub>	$V_{CC}$ = 4.5 V to 5.5 V $C_L$ = 50 pF, R1 = 500 $\Omega$ , R2 = 500 $\Omega$ , $T_A$ = MIN to MAX‡				
fmay		M. I.		SN54ALS299		SN74ALS299		
	" 100Y. OM.T	100	MIN	MAX	MIN	MAX	$\sqrt{N}$	
f <sub>max</sub>	NA TOOX.CO.	N WWW.	17	TW	30	11/1	MHz	
<sup>t</sup> PLH	CLK	0.000	C 2	19	4	13	ns	
<sup>t</sup> PHL	COM	Q <sub>A</sub> –Q <sub>H</sub>	×1 (4)	25	7	19	115	
<sup>t</sup> PLH	CLK	0.400.04	100 2	21	5	15	ns	
<sup>t</sup> PHL	WWW.CLK	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	4	25	8	18	110	
tou	CLR CO	Q <sub>A</sub> -Q <sub>H</sub>	6	29	6	22	ns	
<sup>t</sup> PHL	CLR	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	6	29	6	22	118	
<sup>t</sup> PZH	OF4 OF9	MAN O O	5	22	6	16	nc	
t <sub>PZL</sub>	OE1, OE2	$Q_A - Q_H$	6	27	8	22	ns	
<sup>t</sup> PZH	00.04	10° (TV) 0. V	5	27	7	17	nc	
tPZL	S0, S1	Q <sub>A</sub> -Q <sub>H</sub>	6	26	8	22	ns	
<sup>t</sup> PHZ	OF4 OF9 (1)	COMP	1	15	COM	8	nc	
<sup>t</sup> PLZ	OE1, OE2	$Q_A-Q_H$	4	38	5	15	ns	
<sup>t</sup> PHZ	SO S1	0.7 0.	1	16	1	12	200	
<sup>t</sup> PLZ	S0, S1	Q <sub>A</sub> -Q <sub>H</sub>	4	34	8	25	ns	

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated