- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

35 MHz

35 MHz

	TYPICAL MAXIMUM	TYPICAL
TYPE	CLOCK FREQUENCY	POWER DISSIPATION

′166 ′LS166A 360 mW 100 mW

description


The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


FUNCTION TABLE

		IN	PUTS	TS INTERNAL				
CLEAR	SHIFT/	CLOCK	OI OOK	SERIAL	PARALLEL	ООТ	PUTS	OUTPUT
CLEAR	LOAD	INHIBIT	CLUCK	SERIAL	AH	QA	αв	αH
٦	X	X	Х	Х	×	L	Ĺ	L
н	x	L	L	×	×	QAO	σ_{B0}	QH0
н	L	L	1	×	a h	а	b	h
н	н	L	1	н	×	н	a_{An}	Q_{Gn}
н	н	L	t	L	×	L	q_{An}	Q_{Gn}
н	х	Н	1	×	х	Q _{A0}	a_{B0}	QH0

SN54166, SN54LS166A . . . J OR W PACKAGE SN74166 . . . N PACKAGE SN74LS166A . . . D OR N PACKAGE (TOP VIEW)




SN54LS166A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


typical clear, shift, load, inhibit, and shift sequences I SERIAL SHIFT I LOAD - н H iμ Ī ٦ SERIAL SHIFT .00Y.COM.TW CLEAR CLock C I CLEAR SERIAL INPUT SHIFT/LOAD ۵ CLOCK INHIBIT оитрит ан PARALLEL INPUTS




WWW.100Y.COM.TW


schematics of inputs and outputs

166






'LS166A



SN54166, SN54LS166A, SN74166, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Vcc (see Note 1)	
Operating free-air temperature range	SN54166 (see Note 2)
	SN74166
Storage temperature range	
ommended operating conditions	

recommended operating conditions

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

	MMM. TOWN WINN.		SN54166			SN74166		
W.100 COM. I	1.700	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	x 100	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	411	N.V	0-	-800		V	-800	μΑ
Low-level output current, IOL	W.In			16	1		16	mA
Clock frequency, fclock	-11	0	_ 1	25	0		25	MHz
Width of clock or clear pulse, t _W (see Figure 1)	M.M.	20	CO	N.	20			ns
Mode-control setup time, t _{SU}	-TXX	30		M_{ij}	30			ns
Data setup time, t _{su} (see Figure 1)	M	20	N.C.	- 1	20		1	ns
Hold time at any input, th (see Figure 1)	-1111	0	-1 C	OAr	0			ns
Operating free-air temperature, TA (see Note 2)	M. a.	-55	01.	125	0		70	°C
					•		_	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244575		TEST SOMBITIONS!	SN54166			S			
	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	MIN	TYP‡	MAX	רואט
VIH	High-level input voltage	COM.	2	Too	-7 C!	2			V
VIL	Low-level input voltage	WITH W		<1 10	0.8		CLA	0.8	V
VIĶ	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA		M4	-1.5	70,	- 111	-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4	1001	2.4	3.4	W	٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA	W	0.2	0.4	y.C	0.2	0.4	٧
Ч	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V	V	144.4	1	11.0		1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.4 V		-788	40	-1	COD	40	μА
ΗL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V		M 4.	-1.6	90 x		-1.6	mA
los	Short-circuit output current§	V _{CC} = MAX	-20	4X V	-57	-18	1.CV	-57	mA
Icc	Supply current	V _{CC} = MAX, See Note 3		90	127	Ing	90	127	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. An SN54166 in the W package operating at free-air temperatures above 113° C requires a heat-sink that provides a thermal resistance from case to free air, $R_{\theta CA}$, of not more than 48° C/W.
 - 3. With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to the clock.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency	WWW	25	35		MHz
	Propagation delay time, high-to-	TANN'IO TO COM		12	35	
TPHL	Propagation delay time, high-to-low-level output from clock	$C_1 = 15 \text{pF}, R_1 = 400 \Omega,$		23	35	ns
		See Figure 1		20	30	
TPHL		See Figure 1		20	30	ns
	Propagation delay time, low-to-	1			20	
PLH	PLH high-level output from clock			17	26	ns



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time.

SN54LS166A, SN74LS166A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
 7 V

 Supply voltage, VCC (see Note 1)
 7 V

 Input voltage
 7 V

 Operating free-air temperature range:
 SN54LS166A

 SN74LS166A
 0°C to 70°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

5 5.5 0.7 -0.4 4	MIN 4.75 2	5	MAX 5.25 0.8	V
0.7	+		0.8	V
- 0.4	2	V		
- 0.4	N			V
	W	-	0.4	
4	14		-0.4	mA
			8	mA
25	0		25	MHz
COM	20			ns
	25		W	N -
-1 CON	30	ĸ1		ns
003.	20			ns
any.Co	0			ns
1110 455	0	-1	70	°C
0	125	20	20	20

NOTE 4: The hold time limit of 0 ns applies only if the rise time is less than or equal to 10 ns.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		Si	SN54LS166A			SN74LS166A			
FANAIVIE I EN		TEST CONDI	TIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	דומט
V _{IK}	$V_{CC} = MIN,$	I _I = - 18 mA	COM		WW	- 1.5	N.C	Or	- 1.5	V
Voн	V _{CC} = MIN, I _{OH} = - 0.4 m	V _{IH} = 2 V, A	V _{IL} = MAX,	2.5	3.4	W.10	2.7	3.4	TV	V
V	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA	- XXI	0.25	0.4		0.25	0.4	V
VOL	VIL = MAX		IOL = 8 mA	7.7	- 43	-TXN	100 ,	0.35	0.5	1 V
11	V _{CC} = MAX,	V ₁ = 7 V	A. Co.	TW	V	0.1	400	Y.C.	0.1	mA
ЧН .	V _{CC} = MAX,	V _I = 2.7 V	M.In. COM			20	1.70	-7	20	μΑ
li E	V _{CC} = MAX,	V _I = 0.4 V	11007.0	1711		- 0.4	×110	01.	- 0.4	mA
los§	V _{CC} = MAX		MAN COF	- 20		- 100	- 20	and.	- 100	mA
lcc l	V _{CC} = MAX,	See Note 5	100 1	$M \cdot I$	20	32	TVI.	20	32	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. \ddagger All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§Not more than one output should be shorted at a time, and duration for short-circuit should not exceed one second.

NOTE 5: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded, ICC is measured after a momentary ground, than 4.5 V, is applied to clock.


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	WWW. OV.CO. TW	25	35	•	MHz
^t PHL	Propagation delay time, high-to- low-level output from clear	MANY TON TO STATE ONLY		19	30	ns
tPHL	Propagation delay time, high-to- low-level output from clock	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega,$ See Figure 1	7	14	25	ns
[†] PLH	Propagation delay time, low-to- high-level output from clock		5	11	20	ns



158 3


PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST

TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
CHO PY	0 V	Q _H at t _{n+1}
Serial Input	4.5 V	Q _H at t _{n+8}



NOTE: A. All pulse generators have the following characteristics: $Z_{OUt} \approx 50Q$; for '166, $t_f \leqslant 7$ ns. and $t_f \leqslant 7$ ns; for 'LS166A, $t_r \leqslant 15$ ns and $t_f \leqslant 6$ ns.

- B. The clock pulse has the following characteristics: $t_{W(clock)} \le 20$ ns and PRR = 1 MHz. The clear pulse has the following characteristics: $t_{W(clear)} \le 20$ ns and $t_{hold} = 0$ ns. When testing t_{max} , vary the clock PRR.
- C. C_L includes probe and jig capacitance.
- D. All diodes are 1N3064, 1N916, or equivalent.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times (t_{PLH}) and t_{PHL} are measured at t_{n+1} . Proper shifting of data is verified at t_{n+8} with a functional test.
- G. t_n = bit time before clocking transition
 - t_{n+1} = bit time after one clocking transition
 - tn+8 = bit time after eight clocking transitions
- H. For '166 $V_{ref} = 1.5 V$; for 'LS166A $V_{ref} = 1.3 V$.

FIGURE 1

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated