SDLS123 - MARCH 1974 - REVISED MARCH 1988


	TYPICAL	TYPICAL
TYPE	POWER	DELAY
	DISSIPATION	(4-BIT WORDS)
'85	275 mW	23 ns
LS85	52 mW	24 ns
'S85	365 mW	11 ns

description


These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN5485, SN54LS85, SN54S85 . . . J OR W PACKAGE SN7485 : . . N PACKAGE SN74LS85, SN74S85 . . . D OR N PACKAGE (TOP VIEW)



SN54LS85, SN54S85 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


FUNCTION TABLE

		ARING UTS	N.1007.C	DMTW	CASCADING INPUTS	NNN.101	OX.COM	OUTPUTS	
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = 8
A3 > B3	×	X	X	×	Х	X	00.H	L	L
A3 < B3	×	X	X	COX	X	X	OF C	H	L
A3 = B3	A2 > B2	×	X	X.	X	X	H_1 C	OME	i L
A3 = B3	A2 < B2	x V	X 100	X	X	×	V 100 X.	H	L
A3 = B2	A2 = B2	A1 > B1	X	(x	X	X	H .	COL	W L
A3 = B3	A2 = B2	A1 < B1	X 1.10	X	X	×	11.75	COHA	L
A2 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	×	H 00	L	TYL
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×CO	X	X	NNL OO	CH	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	И Н	ME	L	H.100	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1000	Н	L V	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X C	ONX	√ Н	L	Ĺ	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	LOON.	L	L	н	Н	L


特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

logic diagrams (positive logic)



logic symbol†





[†]This symbol is in accordancae with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.





SDLS123 - MARCH 1974 - REVISED MARCH 1988


schematics of inputs and outputs














absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

V	IMM. TOOX. COM.	SN54' SN54S'	SN54LS'	SN74' SN74S'	SN74LS'	UNIT
Supply voltage, V _{CC} (see Note 1)	W. Wile	7	7	7.00	7	V
Input voltage	CON	5.5	7	5.5	7	V
Interemitter voltage (see Note 2)	1007	5.5		5.5		V
Operating free-air temperature range	MM OUN'CO	- 55	to 125	-0	to 70	°C
Storage temperature range	TWW. To	-65	to 150	- 65	to 150	°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies to each A input in conjunction with its respective B input of the '85 and 'S85.



SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

recommended operating conditions

M. 100x. M. I.M. M. 100x.	SN5485			SN7485			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	_. 5	5.5	4.75	5	5.25	V
High-level output current, IOH	1.7		-400		N.100	-400	μА
Low-level output current, IOL	T	W	16	MAL	-110	16	mA
Operating free-air temperature, TA	-55	-XXI	125	0	Mir	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MTW 1	TE	ST CONDIT	IONS†		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			MY.CO		N	2	NA .	- 10	V
VIL	Low-level input voltage	OM.	TAIN. TO COM.		~XI			0.8	V	
VIK	Input clamp voltage	TILL	VCC = MIN,	100 2.	I _I = -12 mA			N	-1.5	٧
Vон	/OH High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V.100 V.C	V _{IH} = :	2 V, –400 μA	2.4	3,4	NW.	V
V _{OL}	Low-level output voltage	CON.IN	V _{CC} = MIN, V _{IL} = 0.8 V,	N.100 1	V _{IH} = 3			0.2	0.4	V
4	Input current at maximum i	nput voltage	VCC = MAX,	W.10	V _I = 5.5 V				1	mA
1	Historia (A < B, A > B inputs	V _C C = MAX, V _I = 2.4 V		43/17			40	ag 1	
ΉΗ	High-level input current	all other inputs	V _{CC} = MAX,		V ₁ = 2.	4 V	N		120	μА
1	Laurent transfer	A < B, A > B inputs	V - MAY	- N N	V ₁ = 0.	1011	√ ≪1		-1.6	MN
HL	Low-level input current	all other inputs	V _{CC} = MAX,		V1 = 0.4		MA		-4.8	mA
1	Chan in the second	8 V COM	σίv	W W	Voo	SN5485	-20		-55	
los	Short-circuit output current §		V _{CC} = MAX,	ν0 = 0		SN7485	-18	1	-55	mA
1cc	Supply current	TOON TO	VCC = MAX,	See Note 4	1100	y. •	TV	55	88	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		WW.IO	-ON-1	TWW.Io	<7. C	7		
		A < B, $A > B$	2	10	7	12]
^t PLH	Any A or B data input	MMM.	3 (1)		ON!	17	26	ns
		A = B	4	I.WW.	- 4 7	23	35	< XI
		11/100	7. TV J.M.		100 2	11	$M_{\rm c}$. WY
		A < B, A > B	C 2	C _L = 15 pF,	. 00	15	Ob.	TW
^t PH L	Any A or B data input	W.11	3	$R_1 = 400 \Omega$	Too	20	30 n	ns
		A = B	00 4 1	See Note 5	st 10	20	30	LTY
tPLH	A < B or A = B	A > B	GO.	See Note 5	1	7	. 11	ns
^t PHL	A < B or A = B	A > B	Inc. 100Mr		1/1/7	11	17	ns
t _{PLH}	A = 8	A = B	2	IN W		13	20	ns
^t PHL	A = B	A = B	2	TW		11	17	ns
^t PLH	A > B or A = B	A < B	W.1001 CO	$V_{T_{\mu}}$		7	11	ns
t _{PHL}	A > B or A = B	A < B	1007.	1		11	17	пѕ

 $[\]P_{tpLH}$ = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	5	N54LS	35	OVS	N74LS	35	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400	x1 10	01.	-400	μА
Low-level output current, IQL	W		4	MA.	ooy.	8	mA
Operating free-air temperature, TA	-55		125	0	100	70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

-	100	-0N.1	73.1	100	S	N54LS	35	S	N74LS	35	
	PARA	METER	TEST CON	IDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input	voltage		V. P CO	2	N.		2	11.		V
VIL	Low-level input		- 1	W.700	M	-	0.7			0.7	V
VIK	Input clamp vol	tage	VCC = MIN,	I _I = -18 mA	- 21	TW	-1.5	4//	N	-1.5	٧
	High-level outpo	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{1H} = 2 V, I _{OH} = -400 μA	2.5	3.4		2.7	3.4	1.100	V
	WWW	100Y.C	V _{CC} = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level outpo	ut voltage	V _{IH} = 2 V, V _{IL} = V _{IL} max	IOL = 8 mA	I.C	TIME	1		0.35	0.5	101
	Input current	A < B, A > B inputs	LA)	WW 100	N.C	.oM	0.1			0.1	00
11	at maximum input voltage	all other inputs	V _{CC} = MAX,	V ₁ = 7 V	01.		0.3		W	0.3	mA
	High-level	A < B, A > B inputs	v a William	V ₁ = 2.7 V	OOY	Co	20			20	μА
ΉН	input current	all other inputs	VCC = MAX,	V = 2.7 V	Lo.	1 CO	60	61		60	1/40
	Low-level	A < B, A > B inputs	2/12/14/2	V-=04V	100		-0.4			-0.4	mA
11L	input current	all other inputs	VCC = MAX,	V ₁ = 0.4 V			-1.2			-1.2	4
los	Short-circuit ou	itput current§	V _{CC} = MAX		-20	-1 C	-100	-20		-100	mA
Icc	Supply current	11101.	VCC = MAX,	See Note 4	×11	10.4	20	D. A.	10.4	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN TYP	MAX	UNIT
	TAN W	ON.CO		WWW LOOK	14	1	
	1	A < B, A > B	2	W.In	19	- 1	ns
^t PLH	Any A or B data input	-1100 Y.C	3	W V 100	24	36] '''
	WW	A = B	4	MMM.	27	45	
		12N TOO	-ON-1	WW.10	11		1
	W	A < B, A > B	2	0 15-5	15	171	ns
^t PHL	Any A or B data input	MMI	3	$C_L = 15 pF$	20	30	d("°
	NY NY	A = B	4	$R_L = 2 k \Omega$,	23	45	
tPLH	A < B or A = B	A > B	1 1	See Note 5	14	22	ns
tPHL	A < B or A = B	A > B	CG ^N	N WW	11	17	ns
†PLH	A = B	A = B	2		13	20	ns
tPHL	A = B	A = B	2	W	13	26	ns
tPLH	A > B or A = B	A < B	CON		14	22	ns
tPHL	A > B or A = B	A < B	100 1		11	17	ns

 $[\]P_{tPLH}$ = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

SN5485, SN54LS85, SN54S85 SN7485, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

SDLS123 - MARCH 1974 - REVISED MARCH 1988

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

recommended operating conditions

M. A. M. M. A. M.	-0N-1	SN54S85			SN74S85			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH	2011.1		-1	- 41	V.100	-1.	mA	
Low-level output current, IOL	Y.CO TT	W	20	MAA.	- 10	20	mA	
Operating free-air temperature, TA	-55	-1	125	0	M.r.	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TES	T CONDITIONS	to	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	COMP	11 W.10	COM	- 1	2	TINI	1.70	V
VIL	Low-level input voltage	WILL	1	001.				0.8	V
VIK	Input clamp voltage	COMM	VCC = MIN,	I ₁ = -18 mA				-1.2	V.
	100	COMP	VCC = MIN,	V _{IH} = 2 V,	SN54S85	2.5	3.4	111.7	V
v_{OH}	High-level output voltage		VIL = 0.8 V,	10H = -1 mA	SN74S85	2.7	3.4	-XXI	1000
V _{OL}	Low-level output voltage	ON.TW	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 20 mA	OM.TW		W	0.5	100
1,	Input current at maximum inp	ut voltage	VCC = MAX,	V ₁ = 5.5 V	T.M.			1	mA
	·····	A < B, A > B inputs	V 446 V	V = 2.7.V	CO	N.		50	μА
HH	High-level input current	all other inputs	VCC = MAX,	VI = 2.7 V	COM.	- 1		150	1
		A < B, A > B inputs	V - 140 V	V = 0 = V				-2	mA
11L	Low-level input current	all other inputs	V _{CC} = MAX,	V1 = 0.5 V	A COM.	ati		-6	1111
los	Short-circuit output current §	21 100 . COM',	V _{CC} = MAX	1111.100	COM	-40	7	-100	mA
	W.		VCC = MAX,	See Note 4	OXIC	TIV	73	115	
ICC	Supply current		V _{CC} = MAX, See Note 4	T _A = 125°C,	SN54S85W	M.T	V	110	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM INPUT	ТО ОПТРИТ	NUMBER OF	TEST CONDITIONS	MIN TYP	MAX	UNIT
· · · · · · · · · · · · · · · · · · ·		1100	T. T.	1	5		
		A < B, A > B	2		7.5	TT]
^t PLH	Any A or B data input		3		10.5	16	ns
		A = B	4 4		12	18	
		WWW	W. 4	M MM	5.5) - K	
		A < B, A > B	2	15 15 15 15 15 15 15 15 15 15 15 15 15 1	7	O_{Mr}	ns
^t PHL	Any A or B data input		1007.3	C _L = 15 pF,	100 11	16.5	115
		A = B	4	$R_L = 280 \Omega$, See Note 5	0011.	16.5	T
tPLH	A < B or A = B	A > B	1.00	See Note 5	5	7.5	ns
tPHL	A < B or A = B	A > B	-1001 ·	M.T.W	5.5	8.5	ns
tPLH	A = B	A = B	2	V W	7	10.5	ns
tPHL	A = B	A = B	2	DW.	5	7.5	ns
tPLH	A > B or A = B	A < B	1007	MIN	5	7.5	ns
tPHL	A > B or A = B	A < B	W 1 1	One	5.5	8.5	ns

TtpLH = propagation delay time, low-to-high-level output

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

Http://www.100y.com.tw

SDLS123 - MARCH 1974 - REVISED MARCH 1988

TYPICAL APPLICATION DATA



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright ⊚ 1999, Texas Instruments Incorporated