

description

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are constructed with CMOS dual-port SRAM and are arranged as 512, 1024, 2048, and 4096 9-bit words, respectively. Internal write and read address counters provide data throughput on a first-in, first-out (FIFO) basis. Full and empty flags prevent memory overflow and underflow, and two programmable flags (almost full and almost empty) are provided.

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are synchronous FIFOs, which means the data input port and data output port each employ synchronous control. Write-enable (WEN1, WEN2/LD) signals allow the low-to-high transition of the write clock (WCLK) to store data in memory, and read-enable (REN1, REN2) signals allow the low-to-high transition of the read clock (RCLK) to read data from memory. WCLK and RCLK are independent of one another and can operate asynchronously or be tied together for single-clock operation.

The empty-flag (EF) output is synchronized to RCLK and the full-flag (FF) output is synchronized to WCLK to indicate absolute boundary conditions. Write operations are prohibited when FF is low, and read operations are prohibited when EF is low. Two programmable flags, programmable almost empty (PAE) and programmable almost full (PAF), can both be programmed to indicate any measure of memory fill. After reset, PAE defaults to empty+7 and PAF defaults to full-7. Flag-offset programming control is similar to a memory write with the use of the load (WEN2/LD) signal.

These devices are suited for providing a data channel between two buses operating at asynchronous or synchronous rates. Applications include use as rate buffers for graphics systems and high-speed queues for communication systems. A 9-bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information.

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

function of block discusses



 1512×9 for the SN74ACT72211L; 1024×9 for the SN74ACT72221L; 2048×9 for the SN74ACT72231L; 4096×9 for the SN74ACT72241L

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

TERM NAME	IINAL NO.	1/0	DESCRIPTION
D0-D8	6–1, 32–30	cQ_{N}	Data inputs
ĒF	14	0	Empty-flag. When memory is empty, EF is low and further data reads are ignored by the device. When EF is high, the memory is not empty and data reads are allowed. EF is synchronized to RCLK by one flip-flop.
FF	15	0	Full-flag. When memory is full, FF is low and data writes are inhibited. FF is synchronized to WCLK by one flip-flop.
GND	9	.V.	Ground
OE	13	Por l	Output-enable. $Q0-Q8$ are in the high-impedance state when \overline{OE} is high. $Q0-Q8$ are active when \overline{OE} is low.
PAE	8	0	Programmable almost-empty-flag. PAE is low when the FIFO is almost empty based on the value in its offset register. The default value for the register is empty+7. PAE is synchronized to RCLK by one flip-flop.
PAF	7	0	Programmable almost-full-flag. PAF is low when the FIFO is almost full based on the value in its offset register. The default value for the register is full –7. PAF is synchronized to WCLK by one flip-flop.
Q0-Q8	16-24	0	Data outputs
RCLK	11		Read-clock. A data read is performed by the low-to-high transition of RCLK when REN1 and REN2 are asserted and EF is high.
REN1, REN2	10, 🔨 11	I	Read-enable. Data is read from the FIFO on a low-to-high transition of RCLK when REN1 and REN2 are low and EF is high.
RS	29	WW.	Reset. When RS is set low, the read and write pointers are initialized to the first RAM location and the FIFC is empty. FF and PAF are set high, and EF and PAE are set low. Each bit in the data output register is set low by a device reset. The FIFO must be reset after power up before data is written.
Vcc		11	Supply voltage
WCLK	27		Write-clock. Data is written by the low-to-high transition of WCLK when WEN1 and WEN2/LD are asserted and FF is high.
WEN1	28	I	Write-enable 1. WEN1 is the only write enable terminal if the device is configured to have programmable flags. Data is written on a low-to-high transition of WCLK when WEN1 is low and FF is high. If the FIFO is not configured for programmable flags, data is written on a low-to-high transition of WCLK when WEN1 and WEN2 are asserted and FF is high.
WEN2/LD	26	I	Write-enable 2/load. This is a dual-purpose input. The FIFO can have either two write enables of programmable flags. To use WEN2/LD as a WEN2, WEN2/LD must be held high at reset. When WEN2 and WEN1 are asserted and FF is high, a low-to-high transition of WCLK writes data. To use WEN2/LD as the LD terminal, it must be held low at reset. In this case, LD is asserted low to write or read the programmable offset registers.

WW.100Y.COM.TW

V.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM

NWW.II



SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES 勝 特力材料

SCAS222 – FEBRUARY 1993 – REVISED JUNE 1993

detailed description

device reset

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

A reset is performed by taking the reset (\overline{RS}) input low. This initializes both the write and read pointers to the first memory location. After a reset, the full flag (\overline{FF}) and programmable almost-full flag (\overline{PAF}) are high and the empty flag (\overline{EF}) and programmable almost-empty flag (\overline{PAE}) are low. Each bit in the data output register (Q0–Q8) is set low, and the flag offset registers are loaded with the default offset values. A FIFO must be reset after power up before a write cycle is allowed.

The logic level on the dual-purpose input write enable 2/load (WEN2/LD) during reset determines its function. If WEN2/LD is high when RS returns high at the end of the reset cycle, the input is a second write enable (see FIFO writes and reads) and the programmable flags (\overrightarrow{PAF} , \overrightarrow{PAE}) can only use the default values. If WEN2/LD is low when RS returns high at the end of the reset cycle, the input is the load (\overrightarrow{LD}) enable for writing and reading flag offset registers (see flag programming).

FIFO writes and reads

Data is written to memory by a low-to-high transition of write clock (WCLK) when write enable 1 ($\overline{WEN1}$) is low, WEN2/ \overline{LD} is high, and FF is high. This stores D0–D8 data in the dual-port SRAM and increments the write pointer.

If no reads are performed after reset ($\overline{RS} = V_{IL}$), \overline{FF} is set low upon the completion of 512 writes to the SN74ACT72211, 1024 writes to the SN74ACT72221, 2048 writes to the SN74ACT72231, and 4096 writes to the SN74ACT72241. Attempted write cycles are ignored when \overline{FF} is low. \overline{FF} is set high by the first low-to-high transition of WCLK after data is read from a full FIFO. \overline{FF} and \overline{PAF} are each synchronized to the low-to-high transition of WCLK by one flip-flop.

If a device is configured to have two write enables (see device reset), data is read by the low-to-high transition of read clock (RCLK) when both read enables ($\overline{REN1}$, $\overline{REN2}$) are low and \overline{EF} is high. WEN2/LD must also be high if the device is configured to have programmable flags. A read from the FIFO puts RAM data on Q0–Q8 and increments the read pointer in the same sequence as the write pointer. New data is not shifted to the output register while either one or both of the read enables are high.

EF and PAE are each synchronized to the low-to-high transition of RCLK by one flip-flop. When the device is empty, the write and read pointers are equal and EF is set low. Attempted read cycles are ignored while EF is set low. EF is set high by the first low-to-high transition of RCLK after data is written to an empty FIFO.

WCLK and RCLK can be asynchronous or coincident to one another. Writing data to FIFO memory is independent of reading data from FIFO memory and vice versa.

flag programming

When WEN2/LD is held low during a device reset ($\overline{RS} = V_{IL}$), the input is the load (\overline{LD}) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the SN74ACT7221L/-72231L/-72231L/-72241L for writing or reading data.

When the device is configured for programmable flags and both WEN2/LD and WEN1 are low, the first low-to-high transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth low-to-high transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are low. The fifth low-to-high transition of WCLK while WEN2/LD and WEN1 are low writes data to the empty LSB register again. Figure 1 shows the register sizes and default values for the various device types.


It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then, by bringing the WEN2/ $\overline{\text{LD}}$ input high, the FIFO is returned to normal read and write operation. The next time WEN2/ $\overline{\text{LD}}$ is brought low, a write operation stores data in the next offset register in sequence.



SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

flag programming (continued)

The contents of the offset registers can be read to the data outputs when WEN2/LD is low and both REN1 and REN2 are low. Low-to-high transitions of RCLK read the register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers (see Figure 1 and Table 1).







SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512×9 , 1024×9 , 2048×9 , AND 4096×9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

flag programming (continued)




Table 1. Writing the Offset Registers

[†] The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the low-to-high transition of RCLK.

programmable flag (PAE, PAF) operation

Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag (PAE) and programmable almost-full flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

The number formed by the empty offset least significant bit register and empty offset most significant bit register is referred to as n and determines the operation of PAE. PAE is synchronized to the low-to-high transition of RCLK by one flip-flop and is low when the FIFO contains n or fewer unread words. PAE is set high by the low-to-high transition of RCLK when the FIFO contains (n + 1) or greater unread words.


The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as m and determines the operation of PAF. PAF is synchronized to the low-to-high transition of WCLK by one flip-flop and is set low when the number of unread words in the FIFO is greater then or equal to (512 - m)for the SN74ACT72211L, (1024 - m) for the SN74ACT72221L, (2048 - m) for the SN74ACT72231L, and (4096 - m) for the SN74ACT72241L. PAF is set high by the low-to-high transition of WCLK when the number of available memory locations is greater than m (see Table 2).

	NUMBER OF W	ORDS IN FIFO	WW W	N1	OUTI	PUTS	
SN74ACT72211L	SN74ACT72221L	SN74ACT72231L	SN74ACT72241L	FF	PAF	PAE	EF
0	0	0	0	H.	Н	~ b M	- L
1 to n [†]	1 to n† 🛛 🔨	1 to n [†]	1 to n†	н	H	L	Н
(n + 1) to [512 – (m + 1)]	(n + 1) to [1024 – (m + 1)]	(n + 1) to [2048 – (m + 1)]	(n + 1) to [4096 – (m + 1)]	Н	H)0	Н	Н
(512 – m)‡ to 511	(1024 – m)‡ to 1023	(2048 – m) [‡] to 2047	(4096 – m)‡ to 4095	н	LO	Ĥ	Н
512	1024	2048	4096		L	OOH.C	н

Table 2. Status Flags



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993



WW.100Y.CC NOTES: A. Holding WEN2/LD high during reset makes it act as a second write enable. Holding WEN2/LD low during reset makes it act as a load enable for the programmable flag offset registers.


B. After reset, the outputs are low if \overline{OE} is low and at the high-impedance level if \overline{OE} is high.

C. The clocks (RCLK, WCLK) can be free running during reset.

Figure 2. Reset Timing



SCAS222 – FEBRUARY 1993 – REVISED JUNE 1993




NOTE A: t_{sk1} is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for FF to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than t_{sk1}, then FF may not change its logic level until the next WCLK rising edge.

Figure 3. Write-Cycle Timing



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993




NOTE A: tsk1 is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for EF to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than tsk1, then EF may not change its logic level until the next RCLK rising edge.


Figure	4.	Read-C	ycle	Timing
--------	----	--------	------	--------



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993




NOTE A: t_{sk1} is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{sk1}, then EF may not change state until the next RCLK edge.







SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993




NOTE A: t_{sk1} is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for FF to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than t_{sk1}, then FF may not change its logic level until the next WCLK rising edge.

Figure 6. Full-Flag Timing



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993



NOTE A: t_{sk1} is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for EF to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than t_{sk1}, then EF may not change its logic level until the next RCLK rising edge.


Figure 7. Empty-Flag Timing

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993




- NOTES: A. PAF offset = m
 - B. (512 m) words for SN74ACT72211L, (1024 m) words for SN74ACT72221L, (2048 m) words for SN74ACT72231L, (4096 m) words for SN74ACT72241L
 - C. t_{Sk2} is the minimum time between a rising RCLK edge and the subsequent rising WCLK edge for PAF to change its logic level during that clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than tsk2, then PAF may not change its logic level until the next WCLK rising edge.
 - D. If a write is performed on this rising edge of the write clock, there will be [Full (m 1)] words in the FIFO when PAF goes low.

Figure 8. Programmable Almost-Full Flag Timing



SCAS222 – FEBRUARY 1993 – REVISED JUNE 1993




- NOTES: A. PAE offset = n
 - B. t_{sk2} is the minimum time between a rising WCLK edge and the subsequent rising RCLK edge for PAE to change its logic level during that clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than t_{sk2}, then PAE may not change its logic level until the next RCLK rising edge.
 - C. If a write is performed on this rising edge of the write clock, there will be [Empty + (n 1)] words in the FIFO when PAE goes low.

Figure 9. Programmable Almost-Empty Flag Timing



SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993





SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range, any input, VI (see Note 1)	0.5 V to 7 V
Continuous output current, IO	±50 mA
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	
Storage temperature range under bias	–55°C to 125°C
Storage temperature range	–55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

WW TIODY. M.TW	W. 1001. ONI.I.	MIN	NOM MAX	UNIT
Supply voltage	WW TION.	4.5	5 5.5	V
High-level input voltage	WWW. SOX.COM	2	WW	V
Low-level input voltage	CONT. CONT	I	0.8	v
High-level output current	W 100 1 CON		-2	mA
Low-level output current	WW. 100X.C.	NT.N	8	mA
Operating free-air temperature	WWWW. ODY.CO	0	70	°C
	High-level input voltage Low-level input voltage High-level output current Low-level output current	High-level input voltage Low-level input voltage High-level output current Low-level output current	Supply voltage4.5High-level input voltage2Low-level input voltage2High-level output current2Low-level output current1	Supply voltage4.555.5High-level input voltage220.8Low-level input voltage-2-2Low-level output current-28Low-level output current8

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	N.CO	TEST CONDITIONS	MIN	MAX	UNIT
High-level output voltage	V _{CC} = 4.5 V,	I _{OH} = – 2 mA	2.4	Ń	V
Low-level output voltage	V _{CC} = 4.5 V,	I _{OL} = 8 mA	W.In. COMP.	0.4	V
Input current	V _{CC} = 5.5 V,	VI = VCC or 0 V	W.1001. OM.	±1	μA
High-impedance output current	V _{CC} = 5.5 V,	$V_{O} = V_{CC} \text{ or } 0 \text{ V}$	1007.001	±10	μA
Input capacitance	V _I = 0,	f = 1 MHz	WW. MY.COM	10	pF
Output capacitance	V _O = 0,	f = 1 MHz, OE	≥VIH	10	рF
	W 10	SN74ACT72211L	100 0	140§	-
Active supply current	f _{clock} = 20 MHz	SN74ACT72221L, SN74ACT7 SN74ACT72241L	'2231L,	160#	mA
	High-level output voltage Low-level output voltage Input current High-impedance output current Input capacitance Output capacitance	High-level output voltage $V_{CC} = 4.5 \text{ V},$ Low-level output voltage $V_{CC} = 4.5 \text{ V},$ Input current $V_{CC} = 5.5 \text{ V},$ High-impedance output current $V_{CC} = 5.5 \text{ V},$ Input capacitance $V_I = 0,$ Output capacitance $V_O = 0,$	High-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OH} = -2 \text{ mA}$ Low-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$ Input current $V_{CC} = 5.5 \text{ V}$, $V_I = V_{CC} \text{ or } 0 \text{ V}$ High-impedance output current $V_{CC} = 5.5 \text{ V}$, $V_O = V_{CC} \text{ or } 0 \text{ V}$ Input capacitance $V_I = 0$, $f = 1 \text{ MHz}$ Output capacitance $V_O = 0$, $f = 1 \text{ MHz}$,Active supply current $f_{clock} = 20 \text{ MHz}$ SN74ACT72211L	High-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OH} = -2 \text{ mA}$ 2.4Low-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$ 2.4Input current $V_{CC} = 5.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$ 2.4High-impedance output current $V_{CC} = 5.5 \text{ V}$, $V_{I} = V_{CC} \text{ or } 0 \text{ V}$ 2.4High-impedance output current $V_{CC} = 5.5 \text{ V}$, $V_{O} = V_{CC} \text{ or } 0 \text{ V}$ 2.4Input capacitance $V_{I} = 0$, $f = 1 \text{ MHz}$ 2.4Output capacitance $V_{O} = 0$, $f = 1 \text{ MHz}$, $\overline{OE} \ge V_{IH}$ Active supply current $f_{clock} = 20 \text{ MHz}$ SN74ACT72211LSN74ACT72231L,	High-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OH} = -2 \text{ mA}$ 2.4Low-level output voltage $V_{CC} = 4.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$ 0.4Input current $V_{CC} = 5.5 \text{ V}$, $V_I = V_{CC} \text{ or } 0 \text{ V}$ ± 1 High-impedance output current $V_{CC} = 5.5 \text{ V}$, $V_O = V_{CC} \text{ or } 0 \text{ V}$ ± 10 Input capacitance $V_I = 0$, $f = 1 \text{ MHz}$ 10Output capacitance $V_O = 0$, $f = 1 \text{ MHz}$, $\overline{OE} \ge V_{IH}$ 10Active supply current $f_{clock} = 20 \text{ MHz}$ $SN74ACT72211L$ $SN74ACT72231L$, $160 \#$

[‡] Specified by design but not tested

§ ICC measurements are made with outputs open (only capacitive loading). Typical ICC = 65 + (fclock × 1.1/MHz) + (fclock × CL × 0.03/MHz-pF) mA $(C_{I} = external capacitive load).$

The I_{CC} limits are valid for t_c = 15, 20, 25, and 50 ns.

ICC measurements are made with outputs open (only capacitive loading). Typical ICC = 80 + (f_{clock}×2.1/MHz) + (f_{clock}×C_L×0.03/MHz-pF) mA $(C_1 = external capacitive load).$



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)

	V.100Y.COM.TW	'ACT72 'ACT72	211L-15 221L-15 231L-15 241L-15	'ACT72 'ACT72	211L-20 221L-20 231L-20 241L-20	′АСТ72 ′АСТ72	211L-25 221L-25 231L-25 241L-25	'ACT72 'ACT72	211L-50 221L-50 231L-50 241L-50	UNIT
WW	NI 100Y. COMIT	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1.1
fclock	Clock frequency, RCLK or WCLK	N	66.7	04.0	50	N	40		20	MHz
t _c	Clock cycle time, RCLK or WCLK	15†	MM.	20	0	25	W	50	NY.CC	ns
^t w(CLKH)	Pulse duration, RCLK or WCLK high	6	WWW.	8.00	COM.	10	1	20	100Y.C	ns
^t w(CLKL)	Pulse duration, RCLK or WCLK low	6	MM	8	1.00	10	1	20	1100Y.	ns
^t w(RS)	Pulse duration, RS low	15	WIR	20	N.CON	25	-	50	Yoo Y	ns
^t su(D)	Setup time, D0−D8 before RCLK↑	4		5	CO 1	6	1	10	N.100	ns
^t su(EN)	Setup time, WEN1, WEN2 [‡] , and LD§ before WCLK1; REN1, REN2, and LD§ before RCLK1	4	A.	5	07.C	6	W	10	W.100	ns
^t su(RS)	Setup time, <u>REN1</u> , <u>REN2</u> , <u>WEN1</u> , and WEN2/LD before RS high	15		20	.100 Y.	25	L.M.	50	L.WWV	ns
^t h(D)	Hold time, D0–D8 after RCLK↑	1		1	N.100	1		2	WWW	ns
^t h(EN)	Hold time, WEN1, WEN2 [‡] , and LD [§] after WCLK [↑] ; REN1, REN2, and LD [§] after RCLK [↑]	M.TY	N	11	W.100	N.CP	M.TW	2	WWY	ns
^t h(RS)	Hold time, REN1, REN2, WEN1, and WEN2/LD after RS high	15		20	WW.1	25	OM.I	50	W	W.1
^t sk1	Skew time between RCLK [↑] and WCLK [↑] to allow EF or FF to change logic levels during the current clock cycle		N.TW	8	WWW WWW	10	CO_{M}	15	The second se	ns
^t sk2	Skew time between RCLK [↑] and WCLK [↑] to allow PAF or PAE to change logic levels during the current clock cycle	28	OM.TV	N 35	MA MA	40	07.CO	45	1	ns

WW.100X.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



WWW.100Y.COM

SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)

PARAMETER		'ACT72211L-15 'ACT72221L-15 'ACT72231L-15 'ACT72241L-15		'ACT72211L-20 'ACT72221L-20 'ACT72231L-20 'ACT72241L-20		'ACT72211L-25 'ACT72221L-25 'ACT72231L-25 'ACT72241L-25		'ACT72211L-50 'ACT72221L-50 'ACT72231L-50 'ACT72241L-50		UNIT
		MIN	MAX	MIN MAX		MIN MAX		MIN MAX		Mon
ta	Access time, RCLK↑ to Q0−Q8 valid	2	10	2	12	3	15	3	25	ns
^t pd(OE-Q)	Propagation delay time, \overline{OE} low to Q0–Q8 valid	3	8	3	10	3	13	3	28	ns
^t pd(R-EF)	Propagation delay time, RCLK↑ to EF low or high	LM.	10	NN.	12	T.Mo	15	A.A.	30	ns
^t pd(W-FF)	Propagation delay time, WCLK↑ to FF low or high	TW	10	WWI	12	CON.	15		30	ns
^t pd(R-AE)	Propagation delay time, RCLK↑ to PAE low or high	1.1	10	WW.	12	L.CON	15		30	ns
^t pd(W-AF)	Propagation delay time, WCLK↑ to PAF low or high	T.Mo	10	WN	12	N.CO	15	c1	30	ns
^t pd(RS-O)	Propagation delay time, \overline{RS} low to FF and PAF high and EF, PAE, and Q0-Q8 low	COM.	15	4	20	100X.C	25	1	50	ns
t _{en}	Enable time, \overline{OE} low to Q0–Q8 at the low-impedance level [†]	0	V.T.M	0	NWW W	.1000	COM	0		ns
^t dis	Disable time, \overline{OE} high to Q0–Q8 at the high-impedance level [†]	N.(3)	8	3	10	3	.13	3	28	ns




SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES SCA5222 - FEBRUARY 1993 - REVISED JUNE 1993

APPLICATION INFORMATION

width-expansion configuration

Word width is increased by connecting the corresponding input control signals of multiple devices. Composite empty and full flags should be created by monitoring all devices in width expansion. Almost-full and almost-empty status can be obtained from any one device. Figure 12 shows an 18-bit-wide data path formed by using two SN74ACT72211L/72221L/72231L/72241L devices.

In Figure 12, read enable 2 (REN2) is grounded and read enable 1 (REN1) acts as the only read control. The write enable 2/load (WEN2/LD) input of only one device is set low at reset to configure the device for programmable flags and to have it act as a load control for reading and writing the programmable flag offset registers.





SN74ACT72211L/72221L/72231L/72241L

Figure 12. Word-Width Expansion for 512/1024/2048/4096 \times 18 FIFO



SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated