SDAS218A - APRIL 1982 - REVISED DECEMBER 1994

- Contain Eight Flip-Flops With Single-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications Include:

Buffer/Storage Registers Shift Registers Pattern Generators

 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These octal positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct-clear (CLR) input.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input signal has no effect at the output.


The SN54ALS273 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74ALS273 is characterized for operation from 0°C to 70°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN54ALS273 . . . J PACKAGE SN74ALS273 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS273 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)


INPUTS			OUTPUT
CLR	CLK	D	Q
N.L	X	Χ	W L
H	1	Н	Н
H 1	004	LM	L.
Н	H or L	Χ	Q_0

SDAS218A - APRIL 1982 - REVISED DECEMBER 1994

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	N	7 V
Input voltage, V _I		
Operating free-air temperature range, TA:	: SN54ALS273	-55°C to 125°C
WW	SN74ALS273	0°C to 70°C
Storage temperature range		-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SDAS218A - APRIL 1982 - REVISED DECEMBER 1994

recommended operating conditions

VWW.100Y.COM.TW

			SN	SN54ALS273			SN74ALS273			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	TIMM. TO CO	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	TW.100 CC	2	ī	-17	2	.00 - ≤1 (CO_{M_I}	V	
V _{IL}	Low-level input voltage	M. 1001.	$\alpha M.TV$		0.7	TAN	700 r.	0.8	V	
IOH <	High-level output current		TI		-1	A	11005	-2.6	mA	
loL	Low-level output current		$C_{O_{M_{\mathbf{p}}}}$	CV	12	NW	4.5	24	mA	
f _{clock}	Clock frequency	W.100	4070.	-1	30	0	W.In.	35	MHz	
t _W Pulse duration	WW. 100Y.	CLR low	10	JA		10	W.W	Nr.	MO	
	Pulse duration	CLK high	16.5	TW		14	_<11	001.	ns	
		CLK low	16.5		N	14	MAIN	A OOY	COR	
t _{SU} Setup time before CLK↑	COM.	Data	10	Mir	- 1	10	TWW	To	ı CO	
	Setup time before CLK	CLR inactive state	15	OMIT	. 1	15	- 11	N.100	ns	
t _h	Hold time, data after CLK↑		10070	- 7/1	IN	0	MA	-x1 10	ns	
TA	Operating free-air temperature		-55	Co_{h_2}	125	0	WW	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) WW TOOY. COTT

PARAMETER	TEST CONDITIONS		SN	SN54ALS273			SN74ALS273			
			MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA	aivi.	100	-1.5	. 1		-1.5	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \qquad I_{OH} = -0.4 \text{ mA}$		V _{CC} -2	5100x	- 01	V _{CC} -2	2	44.		
VOH	W W W OOV	I _{OH} = -1 mA	2.4	3.3	Y.Co.	TV		V	V	
	V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$	WWW	1.10	V.CC	2.4	3.2		TWV	
V _{OL} V _{CC} = 4.5 V	Vaa 45 V V 100	I _{OL} = 12 mA		0.25	0.4	$O_{M^{*}r}$	0.25	0.4	- V	
	VCC = 4.5 V	I _{OL} = 24 mA	M.	-xxi 1	00x	Mo	0.35	0.5		
ΙΙ	V _{CC} = 5.5 V,	V _I = 7 V	W	NA	0.1		TW	0.1	mA	
lін	V _{CC} = 5.5 V,	V _I = 2.7 V	×1	WW.	20	$C_{O_{D_{\alpha}}}$	TV	20	μΑ	
I _{IL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V		- TAN W	-0.2	-7 CO	11.	-0.2	mA	
IO [‡]	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-20	M. A.	-112	-30	$M_{\rm T}$	-112	mA	
ICCH	V _{CC} = 5.5 V	AND Y.CO. TY	N	11	20	01.0	11	20	mA	
ICCL	V _{CC} = 5.5 V	N.TO COMP.	N	19	29	NV.C	19	29	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. WWW.100Y.COM.TW WWW.100Y.COM.TW

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SDAS218A - APRIL 1982 - REVISED DECEMBER 1994

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R _L T _A	UNIT			
W. 100 r. CO	M.TW WWW	Ino COMF.	SN54ALS273		SN74ALS273		TIN
		1.100Y. COM.TW	MIN	MAX	MIN	MAX	[,]
f _{max}	WITH WITH	1100Y. CON.TW	30	1	35		MHz
^t PHL	CLR	Any Q	4	24	4	18	ns
t _{PLH}	COM.	Any Q	2	20	2	12	ns
t _{PHL}	CLK		3	17	3	15	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS218A - APRIL 1982 - REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 1998, Texas Instruments Incorporated