SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

- Combines 'F245 and 'F280B Functions in One Package
- High-Impedance N-P-N Inputs for Reduced Loading (70 μA in Low and High States)
- High Output Drive and Light Bus Loading
- 3-State B Outputs Sink 64 mA and Source 15 mA
- Input Diodes for Termination Effects
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

The SN74F657 contains eight noninverting buffers with 3-state outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a specified current sinking capability of 24 mA at the A port and 64 mA at the B port.

DW OR NT PACKAGE (TOP VIEW)  $T/\overline{R}$ OE Α1 23 B1 A2 3 22 B2 АЗ 21 **∏** B3 20 B4 A4 A5 19 GND 18 GND  $V_{CC}$ 17 B5 A6 16 B6 Α7 9 **A8** 15 **∏** B7 ODD/EVEN 14 B8 11 13 PARITY

The transmit/receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. When  $T/\overline{R}$  is high, data is transmitted from the A port to the B port. When  $T/\overline{R}$  is low, data is received at the A port from the B port.

When the output enable  $(\overline{OE})$  input is high, both the A and B ports are placed in a high-impedance state (disabled). The ODD/ $\overline{EVEN}$  input allows the user to select between odd or even parity systems. When transmitting from A port to B port  $(T/\overline{R} \text{ high})$ , PARITY is an output from the generator/checker. When receiving from B port to A port  $(T/\overline{R} \text{ low})$ , PARITY is an input.

When transmitting (T/R high), the parity select (ODD/EVEN) input is made high or low as appropriate. The A port is then polled to determine the number of high bits. The PARITY output goes to the logic state determined by ODD/EVEN and the number of high bits on A port. When ODD/EVEN is low (for even parity) and the number of high bits on A port is odd, the PARITY will be high, transmitting even parity. If the number of high bits on A port is even, the PARITY will be low, keeping even parity.

When in the receive mode ( $T/\overline{R}$  low), the B port is polled to determine the number of high bits. If ODD/ $\overline{EVEN}$  is low (for even parity) and the number of highs on B port is:

- 1. Odd and the PARITY input is high, then ERR will be high signifying no error.
- 2. Even and the PARITY input is high, then ERR will be low indicating an error.


The SN74F657 is characterized for operation from 0°C to 70°C.



SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993


#### **FUNCTION TABLE**

NUMBER OF A OR B	WW	INP	JTS	INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	ŌĒ	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
$m_{I}$	L	Н	July H	Н	Z	Transmit	
	L	Н	100L	MIL	Z	Transmit	
	L -	L	HY.C	H	HV	Receive	
0, 2, 4, 6, 8	L	L	Н	OM. LW	L	Receive	
	L	L	M.100 1	COMH	L	Receive	
	L	L	L1007	LIT	Н	Receive	
W. CO.	ΝL	Н	H 100	LITY	Z	Transmit	
	L	Н	N VE	COH	Z	Transmit	
1 1 2 5 7 COM.	L	L	H .10	H	L	Receive	
1, 3, 5, 7	TL	L	H	DOX. PMIL	Н	Receive	
	LV	L	W.L	00X-4	Н	Receive	
	L	L	LIVIV	COM	L	Receive	
Don't care	Н	Χ	X	Z COM	Z	Z	



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. WWW.100Y.CO!

## logic diagram (positive logic)





SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (excluding I/O ports) (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: A1-A8	48 mA
B1-B8	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

TONI. TOO TOOM	TWW. TO COM.	MIN	NOM	MAX	UNIT		
ipply voltage	M. 100 . COW. T.	4.5	5	5.5	V		
gh-level input voltage	WW. 1001.	2		-TXN	V		
w-level input voltage	WWW.100Y.CO.	N	W	0.8	V		
CONT.	A1-A8	NXN	<b>*</b>	m A			
jn-level output current	B1-B8, PARITY, ERR			- 12	mA		
Maria 100 Maria	A1-A8	1.1.11		24	1.1		
w-level output current	B1-B8, PARITY, ERR	WILL		64	mA		
perating free-air temperature	WWW. N. CO	0	V	70	°C		
verating free-air temperature	N NAM. 100A'CO	OM.T	V VV		70		
9	gh-level input voltage w-level input voltage gh-level output current w-level output current	A1-A8	2	2	A		



NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TIN.	PARAMETER	OU OUV	TEST CONDITIO	NS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	M.100 COM.	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = – 18 mA	M. r	W.L	~ (C	- 1.2	٧
Vон	Any output	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -3 \text{ mA}$	M.T.	2.4	3.3	COM	1
	B1-B8, PARITY, ERR	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 15 mA	WILMS	2	3.1	- 01	V
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -$	- 3 mA	2.7	100	Y.Co.	VITI
V <sub>OL</sub>	A1-A8	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	COM	WW	0.35	0.5	N. P.
	B1-B8, PARITY, ERR		I <sub>OL</sub> = 64 mA	COM.		0.42	0.55	V <sub>V</sub>
	T/R	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V,	OE = 4.5 V	- W	-TXN 1	0.1	M
	OE C	V <sub>CC</sub> = 0,	V <sub>I</sub> = 7 V,	T/R = 4.5  V	W	VV T	0.1	
lį	ODD/EVEN	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V	ON COM.		MA.	0.1	mA
	A1-A8	V <sub>CC</sub> = 5.5 V,	v =vx1W.10	COM		TINV	2	
	B1-B8		V <sub>I</sub> = 7 V			11	1101	
I <sub>IH</sub> ‡	A, B, PARITY	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	100Y.CO	N	MAA	70	M.C.
	T/R, OE				N.	WV	40	μΑ
	ODD/EVEN					-31	20	JU -
	A, B, PARITY	V <sub>CC</sub> = 5.5 V,	M. M.	1001. OM	J. A.	44	- 70	100 1.
I <sub>IL</sub> ‡	T/R, OE		V <sub>I</sub> = 0.5 V		TN C	V	- 40	μΑ
	ODD/EVEN			MM.T.COD	W	-	- 20	
I <sub>OS</sub> §	A1-A8	100 F 500M	V- 0	M.Ing 1 CO	- 60		<b>– 150</b>	11.10
	B1-B8	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0		- 100		- 225	mA
lozh	ERR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	MM. 1001.	TIME		50	μΑ
lozL	ERR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V	MMM. OOT.		N	-50	μΑ
ICCH	*	V <sub>C</sub> C = 5.5 V	OM	M.I.	COMP.	90	125	mA
ICCL		V <sub>CC</sub> = 5.5 V	OWITH	W.100 x	TOM.	106	150	mA
ICCZ	4	V <sub>CC</sub> = 5.5 V	TITY	100	Mo.	98	145	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 G R2 = 500 G T <sub>A</sub> = MIN t	UNIT	
	Y.Com.TV		MIN	TYP	MAX	MIN	MAX	I'J'A
<sup>t</sup> PLH	A or B	Por	2.5	4.2	7.5	2.5	8	ns
<sup>t</sup> PHL	COAGIB	B or A	3	4	7.5	3	8	
t <sub>PLH</sub>	Mr. COM.	PARITY	6	8.4	14	6	16	ns
<sup>t</sup> PHL	100Y.COA		6.8	8.5	15	6.8	16	
<sup>t</sup> PLH	ODD/EVEN	PARITY, ERR	4	6.4	11	4	12	ns
t <sub>PHL</sub>			4.5	6.9	11.5	4.5	12.5	
<sup>t</sup> PLH	N.100 BOM.	ERR	8	12.7	20.5	7.5	22.5	ns
<sup>t</sup> PHL	1,100 M.T	EKK	8	13.4	20.5	7.5	22.5	
tPLH (1)	DADITY	ERR	6	8.1	15.5	6	16.5	ns
<sup>t</sup> PHL	PARITY	ERR	7.5	8.8	15.5	7.5	17	
<sup>t</sup> PZH	OE / COM	A D DARITY or FRRT	3	5.3	8	3	9	ns
tpzL	OE O	A, B, PARITY, or ERR‡	1004	5.4	9.5	4	11	
<sup>t</sup> PHZ	ŌĒ	A, B, PARITY, or ERR‡	2	4.2	7.5	2	8	ns
tPLZ	WWW.JE	A, B, I ARITI, OI ERRY	2	3.7	6	2	6.5	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and waveforms are shown in Section 1.



<sup>&</sup>lt;sup>‡</sup> These delay times reflect the 3-state recovery time only and not the signal through the buffers or parity check circuitry. To assure valid information at the ERR output pin, time must be allowed for the signal to propagate through the drivers (B to A), and to the ERR output. Valid data at the ERR output is greater than or equal to (B to A) + (A to PARITY).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 1998, Texas Instruments Incorporated