- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses,
   Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- '122 and 'LS122 Have Internal Timing Resistors

#### description

These d-c triggered multivibrators feature output pulse-duration control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The '122 and 'LS122 have internal timing resistors that allow the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse duration may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.

The 'LS122 and 'LS123 are provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

The Rint in nominal 10 k $\Omega$  for '122 and 'LS122.


SN54122, SN54LS122 . . . J OR W PACKAGE SN74122 . . . N PACKAGE SN74LS122 . . . D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)

		-	
A1 □	1 U	14	1 vcc
A2 🗆	2	13	Rext/Cext
81□	3	12	D NC
B2 ☐		11	C <sub>ext</sub>
CLR	5	10	] NC
٥C	6	9	Rint
GND	7 10	8	] 0


NOTES: 1. An external timing capacitor may be connected between  $C_{ext}$  and  $Re_{xt}/C_{ext}$  (positive).

- To use the internal timing resistor of '122 or 'LS122, connect R<sub>int</sub> to V<sub>CC</sub>.
- For improved pulse duration accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/Ce<sub>xt</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circuited.
- To obtain variable pulse durations, connect an external variable resistance between R<sub>int</sub> or R<sub>ext</sub>/C<sub>ext</sub> and VCC.


SN54123, SN54130, SN54LS123...J OR W PACKAGE SN74123, SN74130...N PACKAGE SN74LS123...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS122 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS123 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



NC - No internal connection


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

#### description (continued)



WWW.100Y.CON NOTE: Retrigger pulses starting before 0.22 C<sub>ext</sub> (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output duration will remain unchanged

#### FIGURE 1-TYPICAL INPUT/OUTPUT PULSES

'122, 'L\$122 **FUNCTION TABLE** 

7005	INPUTS								
CLEAR	A1	A2	В1	B2	Q	ā			
LOU	Х	X	X	X	L	Н			
×	н	н	X	X	LŤ	нŤ			
X	Х	Х	- L	X	L†	μŤ			
×	Х	X	X	L	L†	н†			
H	L	X	1	H	Л	U			
Н	L	X	Н	1	л	U			
Н	X	L	1	Н	л	ប			
Н	X	L	Н	1	$\mathcal{I}$	U			
H	Н	1	Н	H	Л	ប			
н	1	$\downarrow$	н	Н	U	T.			
Н	1	Н	Н	Н	л	ប			
1	L	X	Н	H	7	U			
_ 1	X	L	Н	н	7	v			

See explanation of function tables on page

'123, '130, 'LS123 **FUNCTION TABLE** 


	INPUTS			OUTPUTS	
СІ	LEAR	Α	В	Q	ā
	L	Х	X	M.F.	Н
	Х	Н	X	L†	HT
	Х	х	L	L†	нŤ
	Н	L	1	л	U
	Н	ļ	Н	Л	T
	1	L	Н	T.	T




<sup>†</sup> These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

#### logic diagram (positive logic)

#### logic symbol†





 $R_{int}$  is nominally 10 k $\Omega$  for '122 and 'LS122


#### logic diagram (positive logic) (each multivibrator)

'123, '130, 'LS123

M.TW W 1001.

# $\begin{array}{c|c} & & & & \\ & & & \\ & & & \\ \hline & & \\ \hline CLR & & \\ \end{array}$

#### logic symbol<sup>†</sup>




Pin numbers shown are for D, J, N, and W packages.

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




#### schematics of inputs and outputs

'122, '123, '130 CIRCUITS



'LS122, 'LS123 CIRCUITS



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1).	
Input voltage: '122, '123, '130	
/1.5122 /1.5122	
L3122, L3123	7 V
Operating free-air temperature range	e: SN54'
Stores to the store of the stor	SN74' 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



#### recommended operating conditions

	7.	SN54	1.1.	SN74'			
ANN. TOWN ANN.	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5,5	4.75	5	5.25	V
High-level output current, IOH	100)		-800			800	μА
Low-level output current, IOL		<1	16	-31		16	mA
Pulse duration, t <sub>W</sub>	40			40			ns
External timing resistance, R <sub>ext</sub>	5	N. 4	25	5		50	kΩ
External capacitance, C <sub>ext</sub>	111	restric			restrict		122
Wiring capacitance at R <sub>ext</sub> /C <sub>ext</sub> terminal	×11	110	50		7 1 03 (110 (	50	ρF
Operating free-air temperature, TA	-55	~ 01	125	0	30	70	°C

## electrical characteristics over recommended free-air operating temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS†	11 4	122	10 1.		<b>123, 11</b>	30	
	anl.	TAN IV	125100	TEST CONDITIONS		TYP±	MAX	MIN	TYP±	MAX	UNIT
VIH	High-level input voltage			TW	2		uno 🖭	2	4 1 1		V
VIL	Low-level input voltage	- T.W.1		3.0		a 11.	0.8		1110	0.8	V
VIK	Input clamp voltage	AN W	VCC = MIN,	I <sub>I</sub> = -12 mA	-1		-1.5		- 111	-1.5	V
Vон	High-level output voltage	MAM.	V <sub>CC</sub> = MIN, See Note 5		2.4	3.4	1100	2.4	3.4	T/N	V
VOL	Low-level output voltage	WWW	V <sub>CC</sub> = MIN, See Note 5	IOL = 16 mA,		0.2	0.4	01.	0.2	0.4	V
11.00	Input current at maximum	input voltage	VCC = MAX,	V <sub>I</sub> = 5.5 V		-XIM	1		CU'	1	mA
her C	High-level input current	Data inputs	V	V 0 1 1 V			40	00 1		40	1111/4
111	g votor input current	Clear input	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V		< <b>(1)</b>	80	- 63	v.Cu	80	μА
lo a	Low-level input current	Data inputs					-1.6	100		-1.6	
HL	Low-level input current	Clear input	VCC = MAX,	V <sub>I</sub> = 0.4 V		- 43	-3.2		<del>~ C</del>	-3.2	mA
los	Short-circuit output current	§	VCC = MAX,	See Note 5	-10		-40	-10	D Dr.	-3.2	0
lcc	Supply current (quiescent of			See Notes 6 and 7	N	23	36	-10	46	-40 66	mA mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. Ground  $C_{\text{ext}}$  to measure  $V_{\text{OH}}$  at Q,  $V_{\text{OL}}$  at  $\overline{Q}$ , or  $I_{\text{OS}}$  at Q.  $C_{\text{ext}}$  is open to measure  $V_{\text{OH}}$  at  $\overline{Q}$ ,  $V_{\text{OL}}$  at Q, or  $I_{\text{OS}}$  at  $\overline{Q}$ .

6. Quiescent ICC is measured (after clearing) with 4.5 V applied to all clear and A inputs, B inputs grounded, all outputs open and  $R_{ext} = 25 k\Omega$ .  $R_{int}$  of '122 is open.

7. ICC is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open,  $C_{ext}$  = 0.02  $\mu F$ , and  $R_{ext}$  = 25  $k\Omega$ .  $R_{int}$  of '122 is open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , see note 8

DADAMETER	FROM	то		'122, '130		30	123			VI	
PARAMETER¶	(INPUT)	(OUTPUT)	TEST CON	MIN	TYP	MAX	MIN	TYP	MAX	רומט	
tPLH .	A	QVV	WW	1001		22	33		22	33	MY.
	1()\B	JV1. I			$\neg OD$	19	28		19	28	ns
tPHL	A	ā	$C_{\text{ext}} = 0$ , $R_{\text{ext}} = 5 \text{ k}\Omega$ ,		30	40		30	40	M	
7.	В		C <sub>L</sub> = 15 pF,	$R_1 = 400 \Omega$		27	36		27	36	ns
tPHL	Clear	Q	NE 1351,	HE - 400 32		18	27		18	27	4111
<sup>t</sup> PLH	** JAA	ā			- 0	30	40		30	40	ns
t <sub>W</sub> Q (min)	A or B	Q			1	45	65		45	76	ns
<sup>t</sup> wQ	A or B	V.Co	$C_{ext} = 1000 pF,$ $C_{L} = 15 pF,$	$R_{ext} = 10 \text{ k}\Omega$ , $R_1 = 400 \Omega$	3.08	3.42	3.76	2.76	3.03	3.37	μs

tplH = propagation delay time, low-to-high-level output

NOTE 8: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

 $t_{WQ}$  = duration of pulse at output Q.

#### SN54LS122, SN54LS123, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

M.T. W. MILOUI.	N. IUO	SN54LS'				SN74LS'		
Own MAN SA'CON TAN MAN	MIN	NON	/	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	J.	5	5.5	4.75	5	5.25	V
High-level output current, IOH	TIN Y	10.	d	-400			-400	μА
Low-level output current, IOL	AA .	COOL		4			8	mA
Pulse duration, t <sub>W</sub>	40	1	7 (	OD	40	N		ns
External timing resistance, Rext	5	100	3	180	5		260	kΩ
External capacitance, C <sub>ext</sub>	N N	o restri	ictio	n	No	restrict	tion	
Wiring capacitance at R <sub>ext</sub> /C <sub>ext</sub> terminal	TXX	1.10		50	N.	-30	50	pF
Operating free-air temperature, TA	-55	-311	00	125	0	17.	70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†				SN54LS	,		i i		
	FANAMETER .					TYP‡	MAX	MIN	TYP‡	MAX	דומט
VIH	High-level input voltage	11/1/10	COM	-1	2	N.		2	I		V
VIL	Low-level input voltage		007.		M	-1	0.7		-313	0.8	V
VIK	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -18 mA	-41			-1.5	of C	OF	-1.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	UI	2.5	3.5	N.100	2.7	3.5	T	V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4	001	0.25	0.4	٧
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V	OM.		W	0.1	.00	V.CO	0.1	mA
ПН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V	011.			20	Too	- 0	20	μA
TIL	Low-level input current	VCC = MAX,	V <sub>1</sub> = 0.4 V	TW	1		-0.4	-40	U.A	-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	111.100	COM.	-20		-100	-20	-1	-100	mA
Icc	Supply current (quiescent or triggered)	VCC = MAX,	See Note 13	'LS122 'LS123		6 12	11 20	11.1	6 12	11 20	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 12. To measure V<sub>OH</sub> at Q, V<sub>OL</sub> at Q, or los at Q, ground R<sub>ext</sub>/C<sub>ext</sub>, apply 2 V to B and clear, and pulse A from 2 V to 0 V.

#### switching characteristics, VCC = 5 V, TA = 25°C (see note 8)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>t</b> a 1	A	0 1	W. Collins	TW		23	33	101.
<sup>t</sup> PLH	100 B	a	1W.100			23	44	ns
• VV	A.	ā	NAME OF SOME	War a		32	45	TUO.
tPHL	В	1 4	C <sub>ext</sub> = 0, C <sub>L</sub> = 15 pF,	$R_{ext} = 5 k\Omega$ ,		34	56	ns
tPHL \	Clear	Q	CL = 15 pF,	$R_L = 2 k\Omega$		20	27	100
<sup>t</sup> PLH	Clear	ā	TWW.Lo		N.	28	45	ns
twQ (min)	A or B	Q	1 100		4.	116	200	ns
<sup>t</sup> wQ	A or B	TVO	C <sub>ext</sub> = 1000 pF, C <sub>L</sub> = 15 pF,	$R_{\text{ext}} = 10 \text{ k}\Omega$ , $R_{\text{L}} = 2 \text{ k}\Omega$	4	4.5	5	μs

TtpLH = propagation delay time, low-to-high-level output



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup>Not more than one output should be shorte<u>d</u> at a time and duration of the short-circuit should not exceed one second.

With all outputs open and 4.5 V applied to all data and clear inputs. ICC is measured after a momentary ground, then 4.5 V, is applied to A or B inputs.

tpHL = propagation delay time, high-to-low-level output

 $t_{WQ}$  = duration of pulse at output Q.

NOTE 8: Load circuits and voltage waveforms are shown in Section 1.

#### TYPICAL APPLICATION DATA FOR '122, '123, '130

For pulse durations when  $C_{ext} \leq 1000$  pF, see Figure 4.

The output pulse duration is primarily a function of the external capacitor and resistor. For  $C_{\rm ext} > 1000$  pF, the output pulse duration ( $t_{\rm W}$ ) is defined as:

$$t_W = K \cdot R_T \cdot C_{ext} \left( 1 + \frac{0.7}{R_T} \right)$$

where

K is 0.32 for '122, 0.28 for '123 and '130

 $R_T$  is in  $k\Omega$  (internal or external timing resistance.)


Cext is in pF

tw is in ns

To prevent reverse voltage across  $C_{\text{ext}}$ , it is recommended that the method shown in Figure 2 be employed when using electrolytic capacitors and in applications utilizing the clear function. In all applications using the diode, the pulse duration is:


$$t_{W} = K_{D} \cdot R_{T} \cdot C_{ext} \left( 1 + \frac{0.7}{R_{T}} \right)$$

Kp is 0.28 for '122, 0.25 for '123 and '130




TIMING COMPONENT CONNECTIONS WHEN  $C_{ext} > 1000 \; p \, F \; \text{AND CLEAR IS USED}$  FIGURE 2

Applications requiring more precise pulse durations (up to 28 seconds) and not requiring the clear feature can best be satisfied with the '121.



TIMING COMPONENT CONNECTIONS FIGURE 3

TYPICAL OUTPUT PULSE DURATION
vs
EXTERNAL TIMING CAPACITANCE



<sup>†</sup>These values of resistance exceed the maximum recommended for use over the full temperature range of the SN54' circuits.



#### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123

The basic output pulse duration is essentially determined by the values of external capacitance and timing resistance. For pulse durations when  $C_{\rm ext} \le 1000$  pF, use Figure 6, or use Figure 7 where the pulse duration may be defined as:


When  $C_{\text{ext}} \ge 1 \mu\text{F}$ , the output pulse width is defined as:

$$t_W = 0.33 \cdot R_T \cdot C_{ext}$$

For the above two equations, as applicable;

K is multiplier factor, see Figure 7 RT is in  $k\Omega$  (internal or external timing resistance)  $C_{\text{ext}}$  is in pF  $t_{\text{W}}$  is in ns

For maximum noise immunity, system ground should be applied to the  $C_{\text{ext}}$  node, even though the  $C_{\text{ext}}$  node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS122 and 'LS123, a switching diode is not required to prevent reverse biasing when using electolytic capacitors.




# TIMING COMPONENT CONNECTIONS FIGURE 5

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### 'LS122, 'LS123 TYPICAL OUTPUT PULSE DURATION vs

EXTERNAL TIMING CAPACITANCE



<sup>&</sup>lt;sup>†</sup>This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.


FIGURE 6




#### SN54LS122, SN54LS123, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988


### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123†





#### FIGURE 7

#### VARIATION IN OUTPUT PULSE DURATION



# DISTRIBUTION OF UNITS vs OUTPUT PULSE DURATION




FIGURE 8

#### VARIATION IN OUTPUT PULSE DURATION

#### vs FREE-AIR TEMPERATURE




FIGURE 10

NOTE 14: For the 'LS122, the internal timing resistor, R<sub>int</sub> was used. For the 'LS122/123, an external timing resistor was used for R<sub>T</sub>.

†Data for temperatures below 0°C and above 70°C and for suply voltages below 4.75 V and above 5.25 V are applicable for SN54LS122 and SN54LS123 only.







28-Feb-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-7603901VEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
5962-7603901VFA	ACTIVE	CFP	W	16	1.1	None	Call TI	Level-NC-NC-NC
7603901EA	ACTIVE	CDIP		16	1	None	Call TI	Level-NC-NC-NC
7603901FA	ACTIVE	CFP	W	16	1	None	Call TI	Level-NC-NC-NC
JM38510/01203BEA	ACTIVE	CDIP	M. J	16	1.00	None	Call TI	Level-NC-NC-NC
JM38510/31401B2A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
JM38510/31401BEA	ACTIVE	CDIP	JTV	16	1	None	Call TI	Level-NC-NC-NC
JM38510/31401BFA	ACTIVE	CFP	W	16	1 🕠	None	Call TI	Level-NC-NC-NC
SN54122J	OBSOLETE	CDIP	COM	14	,	None	Call TI	Call TI
SN54123J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54LS123J	ACTIVE	CDIP	y. U	16	1	None	Call TI	Level-NC-NC-NC
SN74122N	OBSOLETE	PDIP	NOW	14		None	Call TI	Call TI
SN74123N	ACTIVE	PDIP	N-O	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74123N3	OBSOLETE	PDIP	N CO	16	W	None	Call TI	Call TI
SN74LS122D	ACTIVE	SOIC	D C	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAF Level-1-235C-UNLIM
SN74LS122DR	ACTIVE	SOIC	DOY	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LS122N	ACTIVE	PDIP	Noon	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS122N3	OBSOLETE	PDIP	N100	14	$M_{II}$	None	Call TI	Call TI
SN74LS122NSR	ACTIVE	so 🕥	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LS123D	ACTIVE	SOIC	D .1	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LS123DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LS123J	OBSOLETE	CDIP	J	16	V.CO	None	Call TI	Call TI
SN74LS123N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS123N3	OBSOLETE	PDIP	N	16	ON C	None	Call TI	Call TI
SN74LS123NSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAF Level-1-235C-UNLIM
SNJ54122J	OBSOLETE	CDIP	J	14	1.10	None	Call TI	Call TI
SNJ54123J	ACTIVE	CDIP	J	16	V-1	None	Call TI	Level-NC-NC-NC
SNJ54123W	ACTIVE	CFP	W	16	1100	None	Call TI	Level-NC-NC-NC
SNJ54LS123FK	ACTIVE	LCCC	√ FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54LS123J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SNJ54LS123W	ACTIVE	CFP	W	16	111.	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



#### PACKAGE OPTION ADDENDUM

28-Feb-2005

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated