特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

### SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS


SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

- 3-State Outputs Interface Directly With **System Bus**
- Gated Output-Control Lines for Enabling or **Disabling the Outputs**
- **Fully Independent Clock Virtually** Eliminates Restrictions for Operating in One of Two Modes:
  - Parallel Load
  - Do Nothing (Hold)
- For Application as Bus Buffer Registers
- **Package Options Include Plastic** Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) **DIPs**


TYPE	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY
'173	23 ns	35 MHz
'LS173A	18 ns	50 MHz

#### description

The '173 and 'LS173A 4-bit registers include D-type flip-flops featuring totem-pole 3-state outputs capable of driving highly capacitive relatively low-impedance loads. high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and SN54173, SN54LS173A . . . J OR W PACKAGE SN74173 ... N PACKAGE SN74LS173A . . . D or N PACKAGE (TOP VIEW)



SN54LS173A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable (G1, G2) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

#### **FUNCTION TABLE**

	W	INPUTS	ONY.C	OF.	CVV
(CLD	OL K	DATA E	NABLE	DATA	OUTPU
CLR	CLK	G1	G <sub>2</sub>	D	7.10
ЭН	Χ	X	X	X	TIL
L	L	X	X	X	Q <sub>0</sub>
L	$\uparrow$	Н	X	X	Q <sub>0</sub>
L	1	X	H.1	X	$Q_0$
L	$\uparrow$	L	L.	005	-OLI
L	$\Lambda$	L	L	H.	Н

When either M or N (or both) is (are) high, the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.


#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages. WWW.100Y.COM.TW



#### logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

#### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	0.5 V to 7 V
Input voltage: '173	
'LS173A	0.5 V to 7 V
Off-state output voltage	
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. Voltage values are with respect to network ground terminal.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

#### recommended operating conditions (see Note 3)

MM	TION INTERNATION	M. 1001.		SN54173	M	N 100	SN74173	T.V	LIAUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	MAN TO COM	4.5	5	5.5	4.75	5	5.25	V
ІОН	High-level output current	100 CO	1.1	T	-2	MW.	.00	-5.2	mA
loL	Low-level output current	WW 1007.	M.T.V		16		100  r.	16	mA
TA	Operating free-air temperature	WWW.100X.Co	-55	N.	125	0	1100	70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	WWW.	TW	100	3	SN54173			SN74173	700 7	
	PARAMETER	TEST CO	NDITIONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	II.	MAN	2	Olar.	TW	2	WW	M	V
٧ <sub>IL</sub>	Low-level input voltage	VIII	WW.	00 -	COM	0.8			0.8	V
۷ <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA	700 x.	401	-1.5		A.	-1.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	2.4		M.TY	2.4	M.	WW	100x
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	W.100	oy.C	0.4	W		0.4	V
1	Off-state (high-impedance state)	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 2.4 V	MINT	. NV.	150	σW		40	
IO(off)	output current	V <sub>IH</sub> = 2 V	V <sub>O</sub> = 0.4 V	XIVI.	100-	-150	. 1		-40	μА
lį	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	NWW	700x	v.CO		Ń	1	mA
lн	High-level input current	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V	-TVV	N'In	40	Mr	XXI	40	μΑ
Ι <sub>Ι</sub>	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	MA.	W.10	-1.6	$o_{M,j}$	. 1	-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	WILL	-30	×11	-70	-30	IM	-70	mA
ICC	Supply current	V <sub>CC</sub> = MAX,	See Note 4		50	72	702	50	72	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### timing requirements over recommended operating conditions (unless otherwise noted)

		MM. 1100X:CONTANT	SN54	1173	SN74	1173	LINUT
			MIN	MAX	MIN	MAX	UNIT
fclock	Input clock frequency	COM.		25	V.CO	25	MHz
t <sub>W</sub>	Pulse duration	CLK or CLR	20	W.In.	20	0 Mr	ns
		Data enable (G1, G2)	17	-xx 1	17		
t <sub>su</sub>	Setup time	Data	10	N 4.	10		ns
		CLR (inactive state)	10		10		
4	Hald time	Data enable (G1, G2)	2		2		
<sup>t</sup> h	Hold time	Data	10		10		ns



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 4: ICC is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, $R_L$ = 400 $\Omega$ (see Figure 1)

WWW.100Y.COM.T

V	DADAMETED	TEST CONDITIONS	T. S	N54173	10	S	N74173	701	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency	WWW.IOV.C	25	35		25	35	N.CC	MHz
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clear input	WWW.1007	$co_{M}$	18	27	WW	18	27	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock input	C <sub>L</sub> = 50 pF		28	43	W	28	43	$C\Omega^{N}$
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock input	WWW.100	Y.CC	19	31		19	31	ns
<sup>t</sup> PZH	Output enable time to high level	TWW.1	7	16	30	7	16	30	ns
t <sub>PZL</sub>	Output enable time to low level	1	7	21	30	7	21	30	
PHZ	Output disable time from high level	C. En	1003	5	14	3	5	14	00 2.
t <sub>PLZ</sub>	Output disable time from low level	C <sub>L</sub> = 5 pF	3	11	20	3	11	20	ns

WWW.100Y.COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.COM.TW



#### recommended operating conditions

MM.	-100Y.C-11TW	WW. 1007.0 M.	SN	54LS17	3A	SN	74LS173	3A	LIAUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	MAN TO COM	4.5	5	5.5	4.75	5	5.25	V
loн	High-level output current	W.100 - CO	1.1	:1	-1	WW.	.00	-2.6	mA
loL	Low-level output current	W 1007.	$M_{\perp}T_{\perp}$		12		700  r.	24	mA
TA	Operating free-air temperature	MM 11 100 Y.Co	-55		125	0	1100	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	Wanasara Y. Co		1003	SN	54LS17	3A	SN	74LS17	BA	UNIT
	PARAMETER	TEST CO	NDITIONS†	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input voltage	. 1	TWW. Inc	2	)Mr.	XXI	2	NW	· F.	V
V <sub>IL</sub>	Low-level input voltage	1.1.	W.10	0 2.	OM.	0.7			0.8	V
۷ıK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA	001.	Ma	-1.5		Mari	-1.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	2.4	3.4	LTW	2.4	3.1	NW.1	00 V
M	N 1 100X.	V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 12 mA	J 100	0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 24 mA	100	V.C	TILL	N	0.35	0.5	V
1	Off-state (high-impedance state)	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 2.7 V	M.r.	ov.C	20		4	20	100
IO(off)	output current	V <sub>IH</sub> = 2 V	V <sub>O</sub> = 0.4 V	UN.I	JU -	-20	- 1		-20	N.V
lį	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V	WW.	. 00.X 100.x.	0.1	TW		0.1	mA
lн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V		Too	_ 20	1.	N .	20	μΑ
Ι <sub>Ι</sub>	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	-313	N.100	-0.4	Mir	-1	-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	TW	-30	-1110	-130	-30	M	-130	mA
ICC	Supply current	V <sub>CC</sub> = MAX,	See Note 4	WW	19	30	U P	19	24	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### timing requirements over recommended operating conditions (unless otherwise noted)

		WW. 1007.0			S173A	SN74L	S173A	
				MIN	MAX	MIN	MAX	UNIT
fclock	Input clock frequency	TWW. In and C	OM.	WWW	30	I.COP	25	MHz
t <sub>W</sub>	Pulse duration	M. 100 r	CLK or CLR	25	The	25	Mir	ns
		11007.	Data enable (G1, G2)	35	xi 10	35	$M_{\perp}$	44
t <sub>su</sub>	Setup time	WWW.	Data	17	-11	17		ns
		MW.Inc	CLR (inactive state)	10	111.	10		
4.	I laid time	W 100	Data enable (G1, G2)	0		0		
th	Hold time	WW 10	Data	3		3		ns
		MM	WAY.CO.					
				勝 特 力 此性力由=				

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 4: ICC is measured with all outputs open; CLR grounded, following momentary connection to 4.5 V, N, G1, G2, and all data inputs grounded; and CLK and M at 4.5 V.

## SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS067A - OCTOBER 1976 - REVISED JUNE 1999

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, $R_L$ = 667 $\Omega$ (see Figure 2)

	DADAMETER CTV	TEST CONDITIONS	SN	54LS17	3A	SN	74LS17	3A	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
f <sub>max</sub>	Maximum clock frequency	WWW.IOV.C	30	50		30	50	N.CC	MHz	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clear input	C <sub>L</sub> = 45 pF	COM.	26	35	WW	26	35	ns	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock input		COL	17	25	W	17	25	$co^{N}$	
tPHL	Propagation delay time, high-to-low-level output from clock input		V.CC	22	30	1/1	22	30	ns	
<sup>t</sup> PZH	Output enable time to high level	WW.1	×1 (	15	23		15	23	ns	
<sup>t</sup> PZL	Output enable time to low level		00 1.	18	27		18	27		
PHZ	Output disable time from high level	0. 5.5	1007	11	20		11	20	00  r.	
<sup>t</sup> PLZ	Output disable time from low level	$C_L = 5 pF$	.005	11	17		11	17	ns	

WW.100Y.COM.TW

WWW.100Y.COM.TW


特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW

Http://www. 100y. com. tw

WWW.100Y.CO



#### PARAMETER MEASUREMENT INFORMATION SERIES 54/74 AND 54S/74S DEVICES



- NOTES: A. CL includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{\Omega} \approx 50 \Omega$ ,  $t_r$  and  $t_f \leq$  7 ns for Series 54/74 devices and  $t_r$  and  $t_f \le 2.5$  ns for Series 54S/74S devices.
  - F. The outputs are measured one at a time with one input transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

#### PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
  - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
  - F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O \approx 50~\Omega$ ,  $t_f \leq$  15 ns,  $t_f \leq$  6 ns.
  - G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

