# SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS175, SN74LS175, SN74LS175, SN74LS176, SN54LS176, SN54LS17

SDLS068

DECEMBER 1972-REVISED MARCH 1988

'174, 'LS174, 'S174... HEX D-TYPE FLIP-FLOPS
'175, 'LS175, 'S175... QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include: Buffer/Storage Registers Shift Registers Pattern Generators

### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop:

Information at the D inputs meeting the setup time requirements is transferred to the  $\Omega$  outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE

	OUTPUTS			
CLEAR	CLOCK	0	Q	ā٠
L	×	X	L	Н
н	†	Н	Н	L
н	1	L	L	H
H	L	x	a <sub>o</sub>	ā <sub>o</sub>

H = high level (steady state)

L = low level (steady state)

X = irrelevant

1 = transition from low to high level

 $\mathbf{Q}_{0}$  = the level of  $\mathbf{Q}$  before the indicated steady-state input conditions were established.


1 = '175, 'L\$175, and '\$175 only

	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
ITPES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
174, 175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174. 'S175	110 MHz	75 mW

SN54174, SN54LS174, SN54S174... J OR W PACKAGE SN74174... N PACKAGE SN74LS174, SN74S174... D OR N PACKAGE

,	ıv	PVIE	vv,	1 N V
CLR [	Ī1	U <sub>16</sub>	þ	Vcc
10 [	2	15	О	60
10 🖺	]3	14	П	6D
2D 🛚	]4	13	ħ	5D
2Q [	5	12	Д	5Q
3D 🖸	6	11	Ц	4D
]30 <u>−</u>	7	10	Ц	4Q
SND L	8	9		CLK


SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)



SN54175, SN54LS175, SN54S175...J OR W PACKAGE SN74175...N PACKAGE SN74LS175, SN74S175...D OR N PACKAGE (TOP VIEW)

1	U <sub>16</sub>	Dvcc
2	15	□4a
3	14	J 4Q
4	13	4D
5	12	□ 3D
6	11	J₃ā
7	10	<b>∃3</b> 0
8	9	∃ clk
	4 5 6 7	2 15 3 14 4 13 5 12 6 11 7 10

SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

PAGDUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 855012 • DALLAS, TEXAS 75265


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

## SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR


### logic symbols †






<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

### logic diagrams (positive logic)





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


Pin numbers shown are for D, J, N, and W packages.




## SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74S174, SN74LS175, SN74LS175, SN74S174, SN54LS175, SN54S174, SN54LS175, SN54S174, SN54LS175, SN54LS175, SN54S174, SN54LS175, SN54LS175,


### schematics of inputs and outputs


### SN54174, SN54175, SN74174, SN74175







### SN54LS174, SN54LS175, SN74LS174, SN74LS175





### SN54S174, SN54S175, SN74S174, SN74S175







POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### WWW.100Y.COM.TW SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) -55°C to 125°C ∪ C to 70°C . . . . . —65°C to 150°C Storage temperature range NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54	SN54174, SN54175			SN74174, SN74175			
M.100 COM. I	NW.IO	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	W 1 1001	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, OH	WWW.	),	M.	-800	WW	4	-800	μА	
Low-level output current, IOL	1100	OM.		16		TIV.	16	mA	
Clock trequency, f <sub>clock</sub>	MAN TOOX	0	TW	25	0	//	25	MHz	
Width of clock or clear pulse, tw	- INW.10	20	-41		20	TWW		ns	
100y.	Data input	20	CITA		20	- 14	ov 10	កន្	
Setup time, t <sub>su</sub>	Clear inactive-state	25	- 17	N	25	MW	4	ns	
Data hold time, th	100	5	Mr.	-1	5		1.1	ns	
Operating free-air temperature, TA	11 11 100	-55	- 47	125	0	MA	70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	ş†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	- TWW	av C	) IA -	2		WW	V
VIL	Low-level input voltage	V	00.	$OM^{*}$			8.0	V.
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>1</sub> = −12 m/	1			-1.5	V
νон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800	2.4	3.4	V	V	
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA			0.2	0.4	>
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V	N.C.	T	W	1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V	47 CC	Mr.	-x 16.7	40	μΑ
ηц	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	0 7.	AN.		-1.6	mA
	CI	W - MAY		SN54'	-20	W	-57	4
los	Short-circuit output current <sup>§</sup>	circuit output current VCC = MAX		SN74'	-18		-57	mA
'cc	S. L. WWW. ONLOW	1/ 14A V S	Sag Nata 7	174		45	65	^
	Supply current	V <sub>CC</sub> = MAX, S	See Note 2	175	$CO_{Z}$	30	45	mΑ

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	C <sub>L</sub> = 15 pF,		16	25	ns
†PHL	Propagation delay time, high-to-low-level output from clear	R <sub>L</sub> = 400 Ω, See Note 3		23	35	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock	See Note S		20	30	пѕ
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

### 

### recommended operating conditions

	WWW.TOOX.COM.TS		SN54LS174 SN54LS175			SN74LS174 SN74LS175		
MAN, ON COM	WWW.	MIN	NOM	MAX	MIN	MOM	MAX	
Supply voltage, V <sub>CC</sub>	TON' TOO NE	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	M. 11007.	TAN		-400	4	-311	-400	μА
Low-level output current, IOL	CO.	-	N	4	W.	144	8	mΑ
Clock frequency, fclock	11100	0	*	30	0	www.	30	MHz
Width of clock or clear pulse, tw	M. Cont.	20	W		20	44	- 100	ns
Samuel and a second a second and a second an	Data input	20	-1		20	TWW	0.3	ns
Setup time, t <sub>su</sub>	Clear inactive-state	25	$\mathcal{F}_{AA}$		25		ori 10	ns
Data hold time, th	MW.	<b>5</b>			5-	N	N.V.	ns
Operating free-air temperature, TA	W 100	-55	1.1	125	0		70	್ಯಾರ

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS†	TEST CONDITIONS†		SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
	Migh-level input voltage		MIN	TYP‡	MAX	MIN	TYP‡	MAX	$\propto 1.1$	
$V_{IH}$	High-level input voltage	V. COM		2.		- 11	2		11/1/	V
VIL	Low-level input voltage	COMP	- W.V.	Y	CO	0.7	-«1		0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18	mA	1002		-1.5	N.A.		-1.5	٧
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 ° V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -4		2.5	3.5	OM.	2.7	3.5	V	٧
		VCC = MIN, VIH = 2	V, IOL = 4 mA	- 40	0.25	0.4	TV	0.25	0.4	MAI
VOL	Low-level output voltage	Vic = Vic max	IOL = 8 mA	111.7	- <b>4</b> 7	$CO_{h}$		0.35	0.5	<b>&gt;</b>
Ц	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		W.	00 2	0.1	W.I		0.1	mΑ
ЧН	High-level input current	VCC = MAX, VI = 2.7	V	TIN	The.	20	M	JL	20	μА
11L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4	V	AA .	- 400	-0.4	- 1	TW	-0.4	mΑ
los	Short-circuit output current \$	V <sub>CC</sub> = MAX	-31	-20	1.5	-100	-20		-100	mΑ
laa	Supply success	Vog - MAY Soc Note	LS174		16	26		16	26	^
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 2		WW	11	18	110	11	18	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	'LS174			'LS175			
FARAMETER	LEST COMPLITIONS	MIN	TYP	MAX	MIN	TYP 40 20 20	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	Y.Co	30	40	44.	30	40		MHz
1PLH Propagation delay time, low-to-high-level output from clear	C <sub>L</sub> = 15 pF,					20	30	ns
tpHL Propagation delay time, high-to-low-level output from clear	$R_1 = 2 k\Omega$		23	35		20	30	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns
tPHL Propagation delay time, high-to-low-level output from clock	An y		21	30		16	25	пѕ

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup>All typical values are at V<sub>CC</sub> - 5 V, T<sub>A</sub> = 25 C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 1998, Texas Instruments Incorporated