


TDA7313

DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS

- INPUT MULTIPLEXER:
 - 3 STEREO INPUTS
 - SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- INPUT AND OUTPUT FOR EXTERNAL EQUALIZER OR NOISE REDUCTION SYS-TEM
- LOUDNESS FUNCTION
- VOLUME CONTROL IN 1.25dB STEPS
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
 - 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
 - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL I²C BUS



The TDA7313 is a volume, tone (bass and treble) balance (Left/Right) and fader (front/rear) processor for quality audio applications in car radio and Hi-Fi




systems.

Selectable input gain and external loudness function are provided. Control is accomplished by serial I²C bus microprocessor interface.


The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.

Thanks to the used BIPOLAR/CMOS Tecnology, Low Distortion, Low Noise and Low DC stepping are obtained.

PIN CONNECTION (Top view)



November 1999 1/14



THERMAL DATA

Symbol	Description		SO28	DIP28	Unit
R _{th j-pins}	Thermal Resistance Junction-pins	max	85	65	°C/W


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.2	V
T _{amb}	Operating Ambient Temperature	-40 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	√(V) °C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
V_{CL}	Max. input signal handling	2	1111	N.CU	Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio		106	001.	dB
Sc	Channel Separation f = 1KHz	N	103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2db step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 3.75dB step	0		11.25	dB
	Mute Attenuation		100		dB

57 2/14



ELECTRICAL CHARACTERISTICS (refer to the test circuit $T_{amb} = 25$ °C, $V_S = 9V$, $R_L = 10K\Omega$, $R_G = 600\Omega$, all controls flat (G = 0), f = 1KHz unless otherwise specified)

NWW.100Y.COM.TW

WWW.100Y.COM.TW

Symbol	Parameter	· WW	Test Condition	Min.	Тур.	Max.	Unit
UPPLY							
Vs	Supply Voltage	WW	1007.00	6	9	10	V
Is	Supply Current	-517	W. TO COM	W	8	11.C	mA
SVR	Ripple Rejection	4	NN.100 COM.	60	80	100 100	dB
IPUT SEL	ECTORS		WW.1001.COM.TW		WW	700 -	CO_M
R _{II}	Input Resistance		Input 1, 2, 3	35	50	70	ΚΩ
V _{CL}	Clipping Level	N	WWW. TIOOX.	2	2.5	T 100	Vrms
Sin	Input Separation (2)	W	WWW. OOL.CO	80	100	10	dB
R _L	Output Load resistand	ce	pin 7, 17	2	***	Mir	ΚΩ
G _{INmin}	Min. Input Gain	1.44	M. TAN JOO.	-1	0	- 1V.	dB
G _{INmax}	Max. Input Gain	WT	MAL TOOK	T.A.	11.25	-3.0	dB
G _{STEP}	Step Resolution	TIN	MAN. JUNY.CO.	TW	3.75	M.M.	dB
e _{IN}	Input Noise	M.	G = 11.25dB	·	2	WW	μV
V_{DC}	DC Steps	MIL	adjacent gain steps	Mir	4	20	mV
	MM AT TOOK C	TW	G = 18.75 to Mute	VILLE	4	M.	mV
DLUME C	CONTROL	OM	N NYW C	1 T	N	W	1
	Innut Desistance	勝特	力 材 料 886-3-5753170	20	33	F0.	1,0
R _{IV}	Input Resistance Control Range	胜特力	电子(上海) 86-21-54151736	70	75	50 80	kΩ dB
C _{RANGE}	Min. Attenuation		电子(深圳) 86-755-83298787	-1	0	1	dB
Avmin	Max. Attenuation	1 CO 1	p://www. 100y. com. tw	70	75	80	dB
AVMAX	Step Resolution		p:// www.rooy.com.tw	0.5	1.25	1.75	dB
A _{STEP}	Attenuation Set Error		Av = 0 to -20dB	-1.25	0	1.75	dB
LA	Attendation Set Entire		AV = -20 to -20 dB AV = -20 to -60 dB	-3	M.T.	2	dB
Ε _T	Tracking Error	any.C	MM MM	1001		2	dB
V_{DC}	DC Steps	N 100 Y.	adjacent attenuation steps From 0dB to Av max	100Y.	0 0.5	3 7.5	mV mV
PEAKER	ATTENUATORS	100Y	COM.TW WW.	N.1007	CON	LTW	
C _{range}	Control Range	1100	Y.C. WITH WITH	35	37.5	40	dB
S _{STEP}	Step Resolution	MAN.	V.Co. TW	0.5	1.25	1.75	dB
E _A	Attenuation set error	INN.IO	A COMP.	M.F.	. V.C	1.5	√ dB
A _{MUTE}	Output Mute Attenuat	tion 1	Jo. COM.	80	100	OM	dB
V_{DC}	DC Steps	MAIN.	adjacent att. steps from 0 to mute	NWW	0	3 10	mV mV
ASS CON	ITROL (1)	WWW	TOWN COM. TW	WWW	N.To.	$^{V.CO_{N}}$	TW
Gb	Control Range		Max. Boost/cut	<u>+</u> 12	<u>+</u> 14	<u>+</u> 16	dB
B _{STEP}	Step Resolution	44.4.	M.100x. COMIL	1	2	3	dB
R _B	Internal Feedback Re	esistance	-1100Y.	34	44	58	ΚΩ
	ONTROL (1)	W	MAY TOOX COM	V	MA		
Gt	Control Range	N. N.	Max. Boost/cut	<u>+</u> 13	<u>+</u> 14	<u>+</u> 15	dB
<u> </u>			AN L. ALMAN	1	2	3	dB

Http://www.100y.com.tw

TDA7313

ELECTRICAL CHARACTERISTICS (continued)

WW.100Y.COM.T

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
UDIO OU	TPUTS	N.100 Y.COM.TW	W	W.100	A COJ	V.I.
V _{OCL}	Clipping Level	d = 0.3%	2	2.5	41 CO	Vrms
RL	Output Load Resistance	100Y. OM.TW	2	- XX 10	01.	ΚΩ
CL	Output Load Capacitance	W. O.Y. CO. TY	N	M.	10	nF
R _{OUT}	Output resistance	INN.IO CONT.	30	75	120	Ω
V _{OUT}	DC Voltage Level	W.100 r. COM:	4.2	4.5	4.8	V
ENERAL	1001.COM.TW	NW.100Y.COM.TW		M. J.	N.100 x	CO
e _{NO}	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV μV
WW	TION. STATE	A curve all gains = 0dB		3	_xx1.1	μV
S/N	Signal to Noise Ratio	all gains = 0dB; V _O = 1Vrms	CV	106	M. I.	dB
d	Distortion	$\begin{aligned} A_V &= 0, V_{IN} = 1 Vrms \\ A_V &= -20 dB \ V_{IN} = 1 Vrms \\ V_{IN} &= 0.3 Vrms \end{aligned}$	TW	0.01 0.09 0.04	0.1 0.3	% % %
Sc	Channel Separation left/right	100 CO	80	103	TXV	dB
	Total Tracking error	A _V = 0 to -20dB -20 to -60 dB	M.TV	0 N 0	1 2	dB dB
US INPUT	LS COW.	M MMM. TOO Y.C.	$O_{M^{-1}}$	rW	W	WW.
V _{IL}	Input Low Voltage	WW.MW.	CO_{M_T}		1	V
V _{IH}	Input High Voltage		3	. I T		V
I _{IN}	Input Current	1777	-5	LIW	+5	μА
Vo	Output Voltage SDA	I _O = 1.6mA	Y.Co.	VI.IV	0.4	V

Notes:

WWW.100Y.COM.TW

- (1) Bass and Treble response see attached diagram (fig.16). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network
- (2) The selected input is grounded thru the $2.2\mu F$ capacitor.

Figure 1: Loudness vs. Volume Attenuation





Figure 2: Loudnessvs. Frequency (C_{LOUD} = 100nF) vs. Volume Attenuation



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 3: Loudness vs. External Capacitors




Figure 5: Signal to Noise Ratio vs. Volume Setting




Figure 7: Distortion & Noise vs. Frequency




Figure 4: Noise vs. Volume/Gain Settings




Figure 6: Distortion & Noise vs. Frequency





Figure 8: Distortion vs. Load Resistance



6/14

Figure 9: Channel Separation (L \rightarrow R) vs. Frequency

WWW.100Y.COM.TW




Figure 11: Supply Voltage Rejection vs. Frequency




Figure 13: Quiescent Current vs. Supply Voltage




Figure 10: Input Separation (L1 \rightarrow L2, L3, L4) vs. Frequency




Figure 12: Output Clipping Level vs. Supply Voltage






Figure 14: Supply Current vs. Temperature



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Tunical Taxa Danagas (with the co

Figure 15: Bass Resistance vs. Temperature



I²C BUS INTERFACE

Data transmission from microprocessor to the TDA7313 and viceversa takes place thru the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 17, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.


Start and Stop Conditions

As shown in fig.18 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Figure 16: Typical Tone Response (with the ext. components indicated in the test circuit)



Acknowledge

The master (μP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 19). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Figure 17: Data Validity on the I²CBUS




Figure 18: Timing Diagram of I²CBUS





Figure 19: Acknowledge on the I²CBUS




SOFTWARE SPECIFICATION Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7313

address (the 8th bit of the byte must be 0). The TDA7313 must always acknowledge at the end of each transmitted byte.

- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



Data Transferred (N-bytes + Acknowledge)

ACK = Acknowledge


S = Start

P = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Chip address



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DATA BYTES

MSB				IN TOO	-1 CO M		LSB	FUNCTION
0	0	B2	B1	В0	A2	A1	A0	Volume control
1	1	0	B1	B0	A2	A1	A0 <	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 3.75dB steps



N. 32 00	A.COM	TW	W	111.2	4.COMP	W	- 1111	CO
MSB	-1 COM	na l	5. ×1	WW-100	R CON		LSB	FUNCTION
0	0	B2	B1 \(\)	B0	A2	A1	A0	Volume 1.25dB steps
	. CO	TVV			0	0	0	0.
	100 7.	Mir			0 0	0	1	-1.25
	ON C	TW			0.0	1	0	-2.5
	100	OM.			0) N 1	1	-3.75
	1007.	VT			1007	0	0	-5
	N.100	CO_{Mr}			1 1	0.0	N 1	-6.25
	100%	TIME			F 160 >.	- OM. 1	0	-7.5 -8.75
0	0.00	DO	D4	PO	10	A 4	1 0	
0	0	B2	B1	В0	A2	A1	A0	Volume 10dB steps
	100	. 0	0	0	100			0
	WW.IO	0 ON	0	1	MW.			-10 C
	- 11	0 0	111	0	10			-20
	ALW W.	CO	1	1				-30
		00 1.	0	0	T. V.1			-40
	MW.		0	1				-50
	-137	300	ON	0	· WW.			-60 -70

WWW.100Y.COM.TW

For example a volume of -45dB is given by: WWW.100Y.COM.7

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.C

NAMIN.100Y.COM.TW

SB		W STAN	100 x COW'I	1	L.W.V	LSB	FUNCTION
1 1 1 1	0 0 1 1	0 1 0 1	B1 B0 B1 B0 B1 B0 B1 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
		W	M.M. 100X.COM. M.M. 100X.COM. M.M. 100X.COM.	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
			0 0 0 1 1 0 1 1	CON.TV	i N	MMM	0 -10 -20 -30
			1 1 311	(1)M-1	1	1	Mute

For example attenuation of 25dB on speaker RF is given by: WWW.100Y.COM.TW WWW.100Y.

Audio Switch

WWW.100Y.COM.TW

MSB	OM.	TXN.	M.Ing	CO_{Mr}	«N	LSB	FUNCTION
0,007.	1 0	G1	G0	S2	S1	S0	Audio Switch
		W			0	0	Stereo 1
		-1			0	1	Stereo 2
					1	0	Stereo 3
					1	1	Stereo 4 (*)
				0			LOUDNESS ON
	CON	7	THE WAY	1.C	TV.	4	LOUDNESS OFF
		0	0				+11.25dB
		0	1				+7.5dB
		_ 1	0				+3.75dB
		1 1	1				0dB

For example to select the stereo 2 input with a gain of +7.5dB LOUDNESS ON the 8bit string is:

01001001

(*) Stereo 4 is connected internally, but not available on pins.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Bass and Treble

0 1 0 0		C3 C3	C	2 0	1	C0 C0	Bass Treble
		0	0	00^{λ} .)	0	-14
	-XX	0	0	OV.CO		1	-12
	1.	0	0	100.	1	0	-10
	W	0	0	ANT.C		1	-8
	1.1	0	1	1.700		0	-6
	TT	0	1	1007.		11	-4
	Mr.	0	1	W.10	COM	0	-2 0
	MIN	0	11 11	W.100Y	COM	11	0 \
	TW	1	1/1	1003		1	0
	OM	.1	1	M.IV.	LT CON	0	0 2
	TV	1	1	100		1	4
	COM.	.1 ct	1		0 < 1 CO	0	6
	TIL	1	0	N Y	100 %	1.	8
	CONT	1	0	- N W	1 ~ C	0	10
		1	0	(000	11	12
	A CON	1	0			0	14

For example Bass at -10dB is obtained by the following 8 bit string: WWW.100Y.COM.TW WWW.100Y.C 0 1 1 0 0 0 1 0


Purchase of I²C Components of STMicroelectronics, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips.

DIM.	Y.CO	mm	N	W	1001	
7.110	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	007.C	- OM	2.65		MM	0.104
a1	0.1	CON	0.3	0.004	MIN	0.012
b	0.35	1.00	0.49	0.014	W	0.019
b1	0.23	A C	0.32	0.009	1	0.013
С	VW.10	0.5	$O_{M^{-1}}$	TW	0.020	WW
c1	WW.	1001	45° ((typ.)		WV
D <	17.7	1100	18.1	0.697		0.713
Е	10	X 10	10.65	0.394	N	0.419
е	MA	1.27	OVIC	'MO'	0.050	
еЗ	W	16.51	100 X.	COM	0.65	
F	7.4	XIWW	7.6	0.291	LIL	0.299
L	0.4	WW	1.27	0.016	M. T	0.050
S		WV	8 ° (n	nax.)	OM.	[W]

WW.100Y.COM.TW

OUTLINE AND MECHANICAL DATA





			× 41.11				III F
WV	DIM.	Y.CO	mm	N	W	inch	100Y.
NNN		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
	a1	001.	0.63	LM LA		0.025	N.100
	b	1007	0.45	V.T.V		0.018	7W.1
	b1	0.23	Y.CO	0.31	0.009	W	0.012
	b2	VW.10	1.27	$O_{M',j}$	TW	0.050	WW
	D	WW.	100X	37.34	WT		1.470
ſ	Е	15.2	V.100	16.68	0.598	«1	0.657
	е	WW	2.54	V.C	DM^{T}	0.100	
	еЗ	W	33.02	00 X.C	OM.	1.300	
	F	V	M.M.	14.1	Cor	LTW	0.555
	1		4.445	N.100	V.CO	0.175	N
Γ	L		3.3	W.10	or.C	0.130	W

WWW.100Y.COM.TW

WW.100Y.COM.TW



