

www.ti.com

DGK D P

SN65HVD3082E,SN75HVD3082E SN65HVD3085E,SN65HVD3088E

SLLS562C - MARCH 2003 - REVISED - JUNE 2004

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

LOW-POWER RS-485 TRANSCEIVER Available in Small MSOP-8 Package

FEATURES

Http://www.100y.com.tw

- Available in Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Low Quiescent Power
 - 0.3 mA Active Mode
 - 1 nA Shutdown Mode
- 1/8 Unit Load—Up to 256 Nodes on a Bus
- Bus-Pin ESD Protection Up to 15 kV
- Industry-Standard SN75176 Footprint
- Failsafe Receiver (Bus Open, Bus Shorted, Bus Idle)

APPLICATIONS

- Energy Meter Networks
- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Battery-Powered Applications
- Telecommunications Equipment

DESCRIPTION

These devices are half-duplex transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. SN65HVD3082E and SN75HVD3082E devices are optimized for signaling rates up to 200 kbps. SN65HVD3085E is suitable for data transmission up to 1 Mbps, whereas SN65HVD3088E is suitable for applications requiring signaling rates up to 20 Mbps. These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as energy meter networks, electrical inverters, status/command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of SN75176. Power-on reset circuits keep the outputs in a high-impedance state until the supply voltage has stabilized. A thermal shutdown function protects the device from damage due to system fault conditions. The SN75HVD3082E is characterized for operation from 0°C to 70°C and SN65HVD308xE are characterized for operation from -40°C to 85°C air temperature.

ORDERING INFORMATION

_	SIGNALING RATE	PACKAGE TYPE				
TA	(Mbps)	P 1003	D(1)	DGK(2)		
0°C to 70°C	0.2	SN75HVD3082EP Marked as 75HVD3082	SN75HVD3082ED Marked as VN3082	SN75HVD3082EDGK Marked as NWM		
	0.2	SN65HVD3082EP Marked as 65HVD3082	SN65HVD3082ED Marked as VP3082	SN65HVD3082EDGK Marked as NWN		
–40°C to 85°C	1	WWW.	SN65HVD3085ED Marked as VP3085	SN65HVD3085EDGK Marked as NWK		
	20	MMMT	SN65HVD3088ED Marked as VP3088	SN65HVD3088EDGK Marked as NWH		

⁽¹⁾ The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDR).

⁽²⁾ The DGK package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD3082EDGKR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD3082E,SN75HVD3082E SN65HVD3085E, SN65HVD3088E

SLLS562C - MARCH 2003 - REVISED - JUNE 2004



WWW.100Y.COM.TW



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1) (2)

	- 11111 1 1
MAN TON COMP.	UNITS
Supply voltage range, V _{CC}	–0.5 V to 7 V
Voltage range at A or B	−9 V to 14 V
Voltage range at any logic pin	-0.3 V to V _{CC} + 0.3 V
Receiver output current	–24 mA to 24 mA
Voltage input range, transient pulse, A and B, through 100 Ω (see Figure 13)	–50 V to 50 V
Junction temperature, TJ	170°C
Continuous total power dissipation	Refer to Package Dissipation Table

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE	JEDEC BOARD MODEL	T _A <25°C POWER RATING	DERATING FACTOR ⁽³⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
_	Low k(1)	507 mW	4.82 mW/°C	289 mW	217 mW
D	High k(2)	824 mW	7.85 mW/°C	471 mW	353 mW
Р	Low k(1)	686 mW	6.53 mW/°C	392 mW	294 mW
5.014	Low k(1)	394 mW	3.76 mW/°C	255 mW	169 mW
DGK	High k(2)	583 mW	5.55 mW/°C	333 mW	250 mW

⁽¹⁾ In accordance with the low-k thermal metric definitions of EIA/JESD51-3

WWW.100Y.COM

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽²⁾ In accordance with the high-k thermal metric definitions of EIA/JESDS1-7

⁽³⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



RECOMMENDED OPERATING CONDITIONS(1)

WWW TOOK CO THE	WWW. 100X: CALITY WATER	MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}	N WWW. OOY.CO. TW WW	4.5	OY.C.	5.5	V
Input voltage at any bus terminal (separately or common mode), V _I				12	V
High-level input voltage (D, DE, or RE inputs), VIH				VCC	V
Low-level input voltage (D, DE, or R	E inputs), V _{IL}	0	700 7.	0.8	V
Differential input voltage, VID	TW WWW. 100Y.CO. TW	-12	1100	12	V
Output current, IO	Driver	-60	V . 2	60	
	Receiver	-8	M.In.	8	mA
Differential load resistance, RL	WITH WITTOUT	54	60	10 r.	Ω
MAN. OUN.C.	SN65HVD3082E, SN75HVD3082E	M	N 1	0.2	140
Signaling rate, 1/tul	SN65HVD3085E	W	MAI.	17	Mbps
	SN65HVD3088E		TWW	20	
100x	SN65HVD3082E, SN65HVD3085E, SN65HVD3088E	-40	1	85	200
Operating free-air temperature, T _A	SN75HVD3082E	0	MA	70	°C
Junction temperature, T _J (2)	COM. AN ANN. ON COM.	-40		130	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.

WWW.100Y.COM.TW

SUPPLY CURRENT

er re	ecommended operating conditions unl	less otherwise noted				
	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
	Driver and receiver enabled	D at V _{CC} or open, DE at V _{CC} , RE at 0 V, No load	CO_{J_1}	425	900	μΑ
	Driver enabled, receiver disabled	D at V _{CC} or open, DE at V _{CC} , RE at V _{CC} , No load	COMIL	330	600	μΑ
CC	Receiver enabled, driver disabled	D at V _{CC} or open, DE at 0 V, RE at 0 V, No load	MI	300	600	μΑ
	Driver and receiver disabled	D at VCC or open, DE at 0 V, RE at VCC	V.CO	0.001	2	μΑ

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.

ELECTROSTATIC DISCHARGE PROTECTION

UNIT
kV
kV
kV

⁽¹⁾ All typical values at 25°C

⁽²⁾ See thermal characteristics table for information on maintenance of this specification for the DGK package.

⁽²⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.

SN65HVD3082E,SN75HVD3082E SN65HVD3085E, SN65HVD3088E

SLLS562C - MARCH 2003 - REVISED - JUNE 2004



DRIVER ELECTRICAL CHARACTERISTICS


A	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT	
		$I_O = 0$, No load	3	4.3	V.CC) IA re	
M _{OD} I	Differential output voltage	R_L = 54 Ω, See Figure 1 R_L = 100 Ω		2.3	-1 C	O _V	
				-W 1			
		V _{TEST} = -7 V to 12 V, See Figure 2	1.5	M. A.	OOY.		
Δ V _{OD} I	Change in magnitude of differential output voltage	See Figure 1 and Figure 2	-0.2	0.	0.2	CV	
V _{OC} (SS)	Steady-state common-mode output voltage	100 COM. 1	1	2.6	3	4 CO	
ΔVOC(SS)	Change in steady-state common-mode output voltage	See Figure 3	-0.1	0	0.1	V	
VOC(PP)	MMM. TOWN COME	See Figure 3		500	-110	mV	
loz	High-impedance output current	See receiver input currents		WV	1111-2	on V.C	
lį	Input current	D, DE	-100	-11	100	μА	
los	Short-circuit output current	$-7 \text{ V} \le \text{V}_{\text{O}} \le 12 \text{ V}$, See Figure 7	-250		250	mA	

⁽¹⁾ All typical values are at 25°C and with a 5V-supply.

DRIVER SWITCHING CHARACTERISTICS

ver recomm	ended operating conditions unless otherwise noted		WAY COM			- 411	111
	PARAMETER	TEST CONI		MIN	TYP	MAX	UNIT
PLH	Propagation delay time, low-to-high-level output	$R_L = 54 \Omega$,	HVD3082E	M^{1}	700	1300	
PLH	Propagation delay time, high-to-low-level output	10	HVD3085E	7	150	500	ns
	M. I. COM.		HVD3088E	Ohr	12	20	WW
	Differential output signal rise time	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 4	HVD3082E	500	900	1500	- TV
r f	Differential output signal fall time		HVD3085E		200	300	ns
•	WWW. any.Com TW		HVD3088E		7	15	
		$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 4	HVD3082E	V.CO	20	200	ns
sk(p)	Pulse skew (tpHL - tpLH)		HVD3085E		5	50	
	WW. 1007.		HVD3088E	01.	1.4	5	
	- WAM. CO.	$R_L = 110 \Omega$	HVD3082E	OOY.	2500	7000	
PZH	Propagation delay time, high-impedance-to-high-level output	RE at 0 V, See Figure 5 and Figure 6	HVD3085E		1000	2500	ns
PZL	Propagation delay time, high-impedance-to-low–level output		HVD3088E	Too	13	30	
	May 21 1003.00	$R_L = 110 \Omega$	HVD3082E	V.100	80	200	
PHZ	Propagation delay time, high-level-to-high-impedance output	RE at 0 V,	HVD3085E	-1100	60	100	ns
PLZ	Propagation delay time, low-level-to-high-impedance output	See Figure 5 and Figure 6	HVD3088E	W.F.	12	30	TW
	A		HVD3082E	NW.1	3500	7000	- TXN
PZH(SHDN)	Propagation delay time, shutdown-to-high-level output	$R_L = 110 \Omega$, RE at V _{CC} ,	HVD3085E		2500	4500	ns
PZL(SHDN)	Propagation delay time, shutdown-to-low-level output	See Figure 5	HVD3088E		1600	2600	113







RECEIVER ELECTRICAL CHARACTERISTICS

WIN	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$	MM.	-85	-10	mV
VIT-	Negative-going input threshold voltage	$I_O = 8 \text{ mA}$	-200	-115	COM	mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	W TI 100Y. ON TW	-757	30		mV
Vон	High-level output voltage	V_{ID} = 200 mV, I_{OH} = -8 mA, See Figure 8	4	4.6	Y.C.	V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV}$, $I_{OH} = 8 \text{ mA}$, See Figure 8	WW	0.15	0.4	V
loz	High-impedance-state output current	$V_O = 0$ to V_{CC} , $\overline{RE} = V_{CC}$	-1	M.In.	1	μА
	Bus input current	V _{IH} = 12 V, V _{CC} = 5 V		0.04	0.1	Mo
		V _{IH} = 12 V, V _{CC} = 0	W	0.06	0.125	
Ц		$V_{IH} = -7 \text{ V}, V_{CC} = 5 \text{ V}$	-0.1	-0.04	· cov	mA
		$V_{IH} = -7 \text{ V}, V_{CC} = 0$	-0.05	-0.03	The	
lіН	High-level input current (RE)	V _{IH} = 2 V	-60	-30	N.100	μΑ
Iլլ	Low-level input current (RE)	V _{IL} = 0.8 V	-60	-30	-110	μА
C _{diff}	Differential input capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5 \text{ V}$, DE at 0 V		7	141.	pF
1) All ty	pical values are at 25°C and with a 5-V supply	M. Inn COM.		-11	T.WIN	U - 21

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.

RECEIVER SWITCHING CHARACTERISTICS

(1) All typical va	alues are at 25°C and with a 5-V supply.	WWW.100	WY.COM.	TW	4	NWV	1007	
	R SWITCHING CHARACTERISTICS nded operating conditions unless otherwise noted							
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output		HVD3082E HVD3085E	M.T.	75	200	ns	
	M. 100 2 COW. T.	V TXN	HVD3088E	OM.	- 1	100		
^t PHL	Propagation delay time, high-to-low-level output	$R_L = 54 \Omega$, $C_L = 15 pF$,		HVD3082E HVD3085E	co_{M}	79	200	ns
1112	MW.100 COM.1	See Figure 9	HVD3088E	CON		100		
^t sk(p)	Pulse skew (tpHL - tpLH)	N T	HVD3082E HVD3085E	N.CO	4	30	ns	
or(b)	MW.100 COM.	XV	HVD3088E	V.C	Jiv.	10		
t _r	Output signal rise time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_L = 15 \text{ pF, See Figure } 9$		-1	1.5	3	ns	
t _f	Output signal fall time			100 1.	1.8	3	ns	
^t PZH	Output enable time to high level	A.TW	HVD3082E HVD3085E	1001	1 C (5)	50	ns	
	100X	M.T.W	HVD3088E	W.100	- c0	30		
^t PZL	Output enable time to low level	OM.TV	HVD3082E HVD3085E	W.100	10	50	ns	
	W.1001.	$C_L = 15 pF$, DE at 3 V,	HVD3088E	W.11	JU -	30		
^t PHZ	Output enable time from high level	See Figure 10 and Figure 11	HVD3082E HVD3085E	WW.	5	50	ns	
	, , , , , , , , , , , , , , , , , , ,	COM.	HVD3088E	WWW	To.	30		
^t PLZ	Output enable time from low level	oy.com.T	HVD3082E HVD3085E		8	50	ns	
	WW.N	COM.	HVD3088E			30		
^t PZH(SHDN)	Propagation delay time, shutdown-to-high-level output	C _L = 15 pF, DE	at 0 V,		1600	3500	ns	
tPZL(SHDN)	Propagation delay time, shutdown-to-low-level output	See Figure 12			1700	3500	ns	



PARAMETER MEASUREMENT INFORMATION

NOTE:Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle. $Z_O = 50 \Omega$ (unless otherwise specified).




Figure 1. Driver Test Circuit, VOD and VOC Without Common-Mode Loading




Figure 2. Driver Test Circuit, VOD With Common-Mode Loading




Figure 3. Driver V_{OC} Test Circuit and Waveforms




Figure 4. Driver Switching Test Circuit and Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN65HVD3082E,SN75HVD3082E SN65HVD3085E,SN65HVD3088E

SLLS562C - MARCH 2003 - REVISED - JUNE 2004




Figure 5. Driver Enable/Disable Test Circuit and Waveforms, High Output




Figure 6. Driver Enable/Disable Test Circuit and Waveforms, Low Output




Figure 7. Driver Short-Circuit Test




Figure 8. Receiver Parameter Definitions




Figure 9. Receiver Switching Test Circuit and Waveforms






Figure 10. Receiver Enable/Disable Test Circuit and Waveforms, Data Output High




Figure 11. Receiver Enable/Disable Test Circuit and Waveforms, Data Output Low




Figure 12. Receiver Enable From Shutdown Test Circuit and Waveforms








Figure 13. Test Circuit and Waveforms, Transient Over-Voltage Test

DEVICE INFORMATION

PIN ASSIGNMENTS

LOGIC DIAGRAM (POSITIVE LOGIC)






FUNCTION TABLE

	DR	RIVER	TITI	RECEIVER		11	
INPUT	ENABLE	ENABLE OUTPUTS DIFFERENTIAL INPU		DIFFERENTIAL INPUTS	ENABLE	OUTPUT	
D	DE	A	В	$V_{ID} = V_A - V_B$	RE	R	
Н	Н	H 10	Dr. FOW!	V _{ID} ≤ -0.2 V	L	Ĺ	
L	Н	W.C.	OV.H	-0.2 V < V _{ID} < -0.01 V	TIL	?	
Х	L	Z	Z	-0.01 V ≤ V _{ID}	TEN	H	
Open	Н	H	TOOD	XWW	O H	Z	
Х	Open	Z	1100 Z	Open circuit	OME	Н	
		MM	1007.0	Short circuit	ONE THE	Н	
			M. T. C.	X X X X X X X X X X X X X X X X X X X	Open	Z	



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.

WWW.100Y.COM.TW





DGK Package

THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
O the stimute and a subject the small as the second as the		Low-k ⁽²⁾ board, no air flow	W	266	V.	
ΘJA	Junction-to-ambient thermal resistance(1)	High-k ⁽³⁾ board, no air flow	_41	180	CO_{N_1}	°C/W
ΘЈВ	Junction-to-board thermal resistance	High-k ⁽³⁾ board, no air flow		108	c01	
ΘJC <	Junction-to-case thermal resistance	WWW. I 100X.CO. ILITY		66		°C/W
P _(AVG)	Average power dissipation	R _L = 54 Ω , Input to D is a 200 kbps 50% duty cycle square wave V _{CC} at 5.5 V, T _J = 130°C	HVD3082E	WWW.100	203	mW
P(AVG)	Average power dissipation	R _L = 54 Ω , Input to D is a 1 Mbps 50% duty cycle square wave V _{CC} at 5.5 V, T _J = 130°C	HVD3085E	MMM.	205	mW
P(AVG)	Average power dissipation	R _L = 54 Ω , Input to D is a 20 Mbps 50% duty cycle square wave V _{CC} at 5.5 V, T _J = 130°C	HVD3088E	MMA	276	mW
_	COM.	High k board model	OM.	-40	93	300 C
TA	Ambient air temperature	Low k board model	COM'I'	-40	75	00°C
T _{SD}	Thermal shut-down junction temperature	WW WW.	T	165	V 1	°C

⁽¹⁾ See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.

WWW.100Y.COM.T

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

⁽²⁾ JESD51-3 Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

⁽³⁾ JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages


SLLS562C - MARCH 2003 - REVISED - JUNE 2004

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



TYPICAL CHARACTERISTICS





WWW.100Y

TYPICAL CHARACTERISTICS

WWW.100X.COM.TW


DRIVER DIFFERENTIAL OUTPUT VOLTAGE **DIFFERENTIAL OUTPUT CURRENT** 5 T_A = 25°C 4.5 VCC = 5 V V_{OD} - Differential Output Voltage - V $R_L = 120\Omega$ 4 3.5 3 $R_L = 60\Omega$ 2.5 2 1.5 1 0.5 0 10 20 30 40 50 0 IO - Differential Output Current - mA

Figure 18

WWW.100Y.COM.

WWW.100Y.COM.TW

WWW.100Y.COM.TW



WWW.100Y.COM.

WWW.100Y.COM.TW

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.COM.TW

SLLS562C - MARCH 2003 - REVISED - JUNE 2004

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



APPLICATION INFORMATION



NOTE: The line should be terminated at both ends with its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 20. Typical Application Circuit

POWER USAGE IN AN RS-485 TRANSCEIVER

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in Figure 14, the bus input current is less than 1/8 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard 120- Ω resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD308xE can drive more than 25 mA to a 60 Ω load, resulting in a differential output voltage higher than the minimum required by the standard. (See Figure 16.)

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is very low.

Supply current increases with signaling rate primarily due to the totum pole outputs of the driver (see Figure 15). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

LOW-POWER SHUTDOWN MODE

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by $t_{PZH(SHDN)}$ and $t_{PZL(SHDN)}$ in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled (\overline{RE} transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by $t_{PZH(SHDN)}$ and $t_{PZL(SHDN)}$ in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.



THERMAL CHARACTERISTICS OF IC PACKAGES

 Θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

Θ_{JA} is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 Θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. Θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in Θ_{JA} can be measured between these two test cards

 Θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 Θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with Θ_{JB} in 1-dimensional thermal simulation of a package system.

 Θ_{JB} (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure. Θ_{JB} is only defined for the high-k test card.

 Θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 21).





Figure 21. Thermal Resistance

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.

