勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS

SCBS093K - JANUARY 1991 - REVISED OCTOBER 1998


- State-of-the-Art EPIC-IIB™ BiCMOS Design **Significantly Reduces Power Dissipation**
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- High-Drive Outputs (-32-mA IOH, 64-mA IOI)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

description


The SN54ABT541 and SN74ABT541B octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all eight outputs are in the high-impedance state.

SN54ABT541 . . . J OR W PACKAGE SN74ABT541B . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT541 . . . FK PACKAGE (TOP VIEW)



When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT541B is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

xx 10	INPUTS	OUTPUT	
OE1	OE2	Α	C/VY
II.	L.	$C\mathbf{G}_{p_{1}}$	TIL
L	105	H	Н
Н	X	X	Z
X	HOO	X	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT541	96 mA
SN74ABT541B	
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DB package	115°C/W
DW package	97°C/W
N package	67°C/W
PW package	128°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

^{\$\}frac{1}{2}\$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		MA TIOON. ONITH	SN54A	SN54ABT541		SN74ABT541B		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	MW. TO COM.	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	M.Too. COM.	2		2		V	
V_{IL}	Low-level input voltage	W" 31 100Y. ONIT	1	0.8		0.8	V	
loн	High-level output current	MM		-24		-32	mA	
loL	Low-level output current	WW.I		48		64	mA	
TA	Operating free-air temperature		- 55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SCBS093K - JANUARY 1991 - REVISED OCTOBER 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			A = 25°C	;	SN54ABT541		SN74ABT541B		UNIT
PARAMETER	TEST CONDIT	IIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK	V _{CC} = 4.5 V,	I _I = -18 mA		$M_{i,I}$	-1.2	7	-1.2	100	-1.2	V
MM M.	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5	-117		2.5	MA	2.5		TIV
Validity	V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3	One	rW	3	WW	3	Y.Co.	V
VOH	Vac AFVOM.	I _{OH} = -24 mA	2	OM.	-XXI	2	Wire	W.Fo.	~ CO	V
V _{CC} = 4.5 V	VCC = 4.5 V	I _{OH} = -32 mA	2*	CON			41	.2	7 C	DM_{ij}
V VIV V 400	Van AFV	I _{OL} = 48 mA	1007		0.55		0.55	- xx 1	10 I.	V
V_{OL} $V_{CC} = 4.5 V$		I _{OL} = 64 mA		V.CO	0.55*	N		Maria	0.55	V
V_{hys}	MM.Ing. COM.	W. Inc	100	Mr.	XX	4		V	mV	
lı N	V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND	W.10	0 r.	±1		±1	T XXX	±1	μΑ
lozpu	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$ V	- 1	001.	±50**	IM	±50**		±50	μΑ	
lozpd	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V}$	MAIN	. Mar.	±50**	W	±50**	MM	±50	μΑ	
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V	WW	To	10	1.	10	WW	10	μΑ
lozL	V _{CC} = 5.5 V,	V _O = 0.5 V	- 11	1.100	-10	W.r.	-10	-1	-10	μΑ
l _{off}	V _{CC} = 0,	V_I or $V_O \le 4.5 \text{ V}$	MAG	×1100	±100	TIME	M	1/1	±100	μΑ
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high	WW	44.	50	J. 1	50	V	50	μΑ
lo [‡]	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
		Outputs high		5	250	COM	250		250	μΑ
ICC	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low	1/1	22	30		30		30	mA
	VI = VCC or GIVE	Outputs disabled		1	250	I.Co.	250		250	μΑ
	V _{CC} = 5.5 V,	Outputs enabled			1.5	V.CO	1.5	W.	1.5	mA
∆I _{CC} §	One input at 3.4 V,	Outputs disabled		V V	50	-7 (1)	50	-1	50	μΑ
	Other inputs at V _{CC} or GND	Control inputs		111	1.5	001.	1.5	I. A.	1.5	mA
C _i	V _I = 2.5 V or 0.5 V	MY.CO.		3	Mari	001		TW		pF
Co	V _O = 2.5 V or 0.5 V	TO COMP.	N.	6	WW		COR	TIN		pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		COMP	- 1	Ĭ.				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V A = 25°C	(, 100 (, 100	MIN MAX		UNIT
	WWW	· Too COM	MIN	TYP	MAX	V.C	Olar.	
t _{PLH}	A	N.100 - COM. 1	1	2.6	4.1	1	4.6	20
t _{PHL}	A	100Y. TW	1	2.9	4.2	1	4.7	ns
^t PZH	OE	100	1.1	3.1	4.8	1.1	5.4	ns
t _{PZL}	OE .	MM.TO. COM.	2.1	4.4	5.9	2.1	7	115
^t PHZ	ŌĒ	MM.Ing	2.1	5.1	6.6	2.1	7.5	ns
^t PLZ	OE .		1.7	4.7	6.2	1.7	6.7	115



^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093K - JANUARY 1991 - REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

INN. ON C		W. COX.CO.	V		TIN				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT	
		MAM. TON COM	MIN	TYP	MAX		10 X.C		
tPLH		ANN TO CON	1	2	3.2	1	3.6		
tPHL 101	A	M. 1001.	1	2.6	3.5	1.	3.9	ns	
^t PZH	OY.Co	MM 1007.0	2	3.5	4.5	2	104	ns	
tpzL	COLOE	MANA TOON C	1.9	4	5.1	1.9	5.9		
t _{PHZ}	OE TW	WW. In	2.2	4.4	5.4	2.2	5.8	ns	
tPLZ	1001 OE	W. 100 r.	1.5	3	4	1.5	4.4	10 115	
t _{sk(o)} †	100Y.C.	1007		LIV	0.5	111 .	0.5	ns	

[†] Skew between any two outputs of the same package switching in the same direction WWW.100Y.CO

WWW.100Y.COM.


WWW.100Y.COM

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

W.100Y.COM.TW



PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

勝特力材料886-3-5752177





PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³
5962-9471801Q2A	ACTIVE	LCCC	FK	20	CO1	TBD	POST-PLATE	N / A for Pkg Type
5962-9471801QRA	ACTIVE	CDIP	J	20	_1N	TBD	A42 SNPB	N / A for Pkg Type
5962-9471801QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74ABT541BDBLE	OBSOLETE	SSOP	DB	20	V.Co.	TBD	Call TI	Call TI
SN74ABT541BDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BDWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BDWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT541BNE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT541BNSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BNSRE4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BPWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BPWLE	OBSOLETE	TSSOP	PW	20	N	TBD	Call TI	Call TI
SN74ABT541BPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74ABT541BPWRE4	ACTIVE	TSSOP	PW C	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SNJ54ABT541FK	ACTIVE	LCCC	FK	20	11	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ABT541J	ACTIVE	CDIP	Joy	20	11	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ABT541W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

18-Jul-2006

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J(R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

Http://www.100y.com.tw

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:


- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. C.
- Index point is provided on cap for terminal identification only. WWW.100Y.COM.TW
- Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in inches (millimeters).
- В. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- Falls within JEDEC MS-013 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensi


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com Audio dataconverter.ti.com Automotive dsp.ti.com Broadband interface.ti.com Digital Control logic.ti.com Military power.ti.com Optical Networking microcontroller.ti.com Security www.ti.com/lpw Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated