

#### description/ordering information

These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pullup resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Τ <sub>Α</sub>	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	SN74HC126N	SN74HC126N	
	W 10	Tube of 50	SN74HC126D	The CONT	
	SOIC – D	Reel of 2500	SN74HC126DR	HC126	
	WWW.	Reel of 250	SN74HC126DT	LOOX.COM	
–40°C to 85°C	SOP – NS Reel of 20		SN74HC126NSR	HC126	
	SSOP – DB	Reel of 2000	SN74HC126DBR	HC126	
	MM.	Tube of 90	SN74HC126PW	100X.	
	TSSOP – PW	Reel of 2000	SN74HC126PWR	HC126	
		Reel of 250	SN74HC126PWT	NW. IV. C	
	CDIP – J	Tube of 25	SNJ54HC126J	SNJ54HC126J	
–55°C to 125°C	CFP – W 🚿	Tube of 150	SNJ54HC126W	SNJ54HC126W	
	LCCC – FK	Tube of 55	SNJ54HC126FK	SNJ54HC126FK	

## **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


## SN54HC126, SN74HC126 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS SCLS103E - MARCH 1984 - REVISED JULY 2003

	FUNCTION TABLE (each buffer)								
INP	UTS	OUTPUT							
OE	A	Y							
H	Н	NH .							
H	N L	LCO							
L	X	Z							

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

logic diagram (positive logic)





Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V	
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA	
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package		
DB package		
C N package		
NS package		
PW package	113°C/W	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. WWW.100Y.COM.T

2. The package thermal impedance is calculated in accordance with JESD 51-7.



## 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## SN54HC126, SN74HC126 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS

SCLS103E - MARCH 1984 - REVISED JULY 2003

			SI	154HC12	26	SN	74HC12	26	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	WW. CO	2	5	6	2	5	6	V
NV .	1001. CONT. 1	$V_{CC} = 2 V$	1.5	cī	-1	1.5		$c_{O_{M}}$	
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		N.	3.15	700 r.	c01	V
		A $A$ $C$ $C$ $=$ $6$ $A$	4.2	N	<	4.2	1100		
	NW.10 CON.	$V_{CC} = 2 V$	COM.	W7	0.5	WW		0.5	11-
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V	. cON.		1.35	- N	M'Io.	1.35	V
		VCC = 6 V	Mo	T.A.	1.8	NA .	1.10	1.8	
VI	Input voltage	WW	0	WT N	Vcc	0		Vcc	V
Vo	Output voltage	WWW.I	0 0		N Vcc	0	A.M.	VCC	V
	N. 100 COM. 1	$V_{CC} = 2 V$		$M_{1}$	1000		WW	1000	J CO
$\Delta t / \Delta v$	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V	001.	M.	500			500	ns
	WWW.	V <sub>CC</sub> = 6 V	100Y.C		400		MA	400	
TA	Operating free-air temperature	When he had	-55	COA	125	-40	VIX.	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		AV.	T //	A = 25°C	. You	SN54H	IC126	SN74HC126		UNIT		
PARAMETER			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI		
		N.100 . CON	2 V	1.9	1.998	The	1.9	1.2	1.9		NN		
	WW	I <sub>OH</sub> = -20 μA	I <sub>OH</sub> = -20 μA	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499	N.100	4.4	M.T	4.4		
Vон	$V_I = V_{IH} \text{ or } V_{IL}$	VI. CU	6 V	5.9	5.999	-110	5.9	-11	5.9	~	v		
		IOH = -6 mA	4.5 V	3.98	4.3	M.S.	3.7	One.	3.84		WW		
		I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8	NN'I	5.2	-'0 <sub>Nr</sub>	5.34				
		100x.	2 V		0.002	0.1	100 2.	0.1		0.1			
	$V_I = V_{IH} \text{ or } V_{IL}$	$V_I = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	4.5 V	N	0.001	0.1	1001	0.1	NT.N	0.1	V	
VOL			WW.Ioc	6 V	W	0.001	0.1		0.1	17.	0.1	V	
		I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26	1.100	0.4	DNT.	0.33			
			I <sub>OL</sub> = 7.8 mA	6 V	J.M.	0.15	0.26	N.10	0.4	OM.	0.33		
Ц	$V_{I} = V_{CC} \text{ or } 0$	WWW	6 V	WT N	±0.1	±100		±1000	Mo	±1000	nA		
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } 0$	WWW.	6 V	17	±0.01	±0.5	MAI.	±10	COr	±5	μA		
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V	W.	-	8	WW	160		80	μA		
Ci		W.	2 V to 6 V	M	3	10		10	- c0	10	pF		



# QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPLITS

SCLS103E - MARCH 1984 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	TO TO		< Ст	<b>λ</b> = 25°C		SN54H	C126	SN74H	IC126		
PARAMETER	(INPUT)	(OUTPUT)				MAX	MIN	MAX	MIN	MAX	UNI	
W.V.	100Y. M.	N N	2 V	001.	47	120		180	W.10	150	$0_{M}$	
<sup>t</sup> pd	A	Y	V Y V	4.5 V	. 101.	14	24		36		30	ns
WIT	W.Ine COM		6 V	Van	C 11	20		31	N 4	26	<u>j</u> Or	
	W.100 - COI	1.1	2 V	1.700	57	120	N	180	NN.	150	CO	
ten	OE	Y	4.5 V	N.100	16	24		36	W	30	ns	
	WW. JONY.CU		6 V	-10	12	20	N.	31	N	26	Y.C.	
4	UWW.Low.V.C	JAN. THE	2 V	14	35	120	WT	180	MN.	150	NY.	
<sup>t</sup> dis	OE	ON Y	4.5 V	NW.	17	24	I	36	VIX	30	ns	
	WW 100Y.	M.TW	6 V		15	20	1.1	31		26	00 ×	
	YOUT 100Y	WTN.	2 V 🔨	1	28	60	VT.M	90	N	75	100	
tt	WWW.Io	Any	4.5 V	NNN	8	12	T's	18	V	15	ns	
	W.100		6 V		6	10	ONr.	15		13	1.10	

switching characteristics over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$ TW WWW. LOOX.CU (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	- V.	T/	α = 25°C	;	SN54H	IC126	SN74HC126		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN MAX			
	AV.	11004.00	2 V		67	150	01.0	225		188		
<sup>t</sup> pd	A	Y.CO	4.5 V		19	30	NY.C	45	NT N	38	ns	
		WW.100 CO		6 V	I	15	25	N.	39	Wm	33	
	11	W.100 .	2 V	-1	100	135	Inc	202	1.1	169		
ten	OE	DE YOY	4.5 V		20	27	11001	40	W.L.	36	ns	
					6 V	N I	17	23	0011	36	TIM	30
		WW.IO	2 V	I	45	210	M.	315		265	-	
tt		Any	4.5 V		17	42	W.IC	63	OM.	53	ns	
		WW 100	6 V	V.T.V	13	36		53	Mos	45		


## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per gate	No load	45	pF
	W.1001. COM.1W	WW.100 M	co <sub>M</sub> .	
	WWW.1002.COM.TW			
	胀 壮 力 杜 料 886-2-5752170			




## SN54HC126, SN74HC126 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS

SCLS103E - MARCH 1984 - REVISED JULY 2003



- - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
  - characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

STRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## PACKAGE OPTION ADDENDUM

COM

18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package	Package	Pins		e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-86848012A	ACTIVE	Type LCCC	Drawing FK	20	Qty 1	TBD	DOST DI ATE	N / A for Pkg Type
5962-86848012A	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54HC126J	ACTIVE	CDIP	J	14		TBD	A42 SNPB	
SN74HC126D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type Level-1-260C-UNLIM
SN74HC126DBLE	OBSOLETE	SSOP	DB	14	NY.CL	TBD	Call TI	Call TI
SN74HC126DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
N74HC126DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DR	ACTIVE	SOIC	N D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DRE4 🔨	ACTIVE	SOIC	TVD	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126DTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HC126N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74HC126NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HC126NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
N74HC126NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
N74HC126PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC126PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
N74HC126PWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54HC126FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54HC126J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type

18-Jul-2006

<sup>(1)</sup> The marketing status values are defined as follows:

RUMENTS

www.ti.com

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



J(R-GDIP-T\*\*)

## CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MLCC006B - OCTOBER 1996

#### LEADLESS CERAMIC CHIP CARRIER

## FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

## N (R-PDIP-T\*\*) 16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




- Α.
- All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - /b\ The 20 pin end lead shoulder width is a vendor option, either half or full width.





D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



PLASTIC SMALL-OUTLINE PACKAGE

NS (R-PDSO-G\*\*) **14-PINS SHOWN** 



NOTES: All linear dimensions are in millimeters. Α.


- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### PLASTIC SMALL-OUTLINE

## DB (R-PDSO-G\*\*) 28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*) 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

## Http://www.100y.com.tw

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated