
SCLS018D - MARCH 1984 - REVISED MARCH 2003


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Drive Up To 10 LSTTL Loads
- Typical t<sub>pd</sub> = 22 ns

SN54HC682...J OR W PACKAGE SN74HC682...DW OR N PACKAGE (TOP VIEW)



- ±4-mA Output Drive at 5 V
- Compare Two 8-Bit Words
- 100-kΩ Pullup Resistors Are on the Q Inputs

# SN54HC682 . . . FK PACKAGE (TOP VIEW)



### description/ordering information

These magnitude comparators perform comparisons of two 8-bit binary or BCD words. The 'HC682 devices feature  $100-k\Omega$  pullup termination resistors on the Q inputs for analog or switch data.

#### ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N Tube		SN74HC682N	SN74HC682N
	SOIC - DW	Tube	SN74HC682DW	HC682
	SOIC - DW	Tape and reel	SN74HC682DWR	ПС002
	CDIP – J	Tube	SNJ54HC682J	SNJ54HC682J
–55°C to 125°C	CFP – W	Tube	SNJ54HC682W	SNJ54HC682W
	LCCC - FK	Tube	SNJ54HC682FK	SNJ54HC682FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **FUNCTION TABLE**

	DATA	OUTPUTS					
	INPUTS P, Q	P = Q	P > Q				
V	P = Q	Y.L	H				
1	P > Q	HC	O.F.				
1	P < Q	Н	OH/				

The  $\overline{P} < \overline{Q}$  function can be generated by applying  $\overline{P} = \overline{Q}$  and  $\overline{P} > \overline{Q}$  to a 2-input NAND gate.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

SCLS018D - MARCH 1984 - REVISED MARCH 2003

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

logic diagram (positive logic)





SCLS018D - MARCH 1984 - REVISED MARCH 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

	W.100 - COM.	TWV.	SI	154HC68	32	SN	174HC68	32	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	TW WW	2	5	6	2	5	6		
V <sub>IH</sub> High-level input voltage	MAN. TO COM	V <sub>CC</sub> = 2 V	1.5	V.CO	- T	1.5	V	Mari	400	
	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15	- <1 C	$G_{Mr}$	3.15		NW V	V	
	VCC = 6 V	4.2	10 2. 3	M.	4.2		V \	N.10		
WWW	MM	V <sub>CC</sub> = 2 V	11	00	0.5	IM		0.5	-xxi 1	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	MAIN	81	1.35	WT		1.35	5 V	
	WW.100	V <sub>CC</sub> = 6 V		S. S.	1.8	1.	V.	1.8	WW	
٧ <sub>I</sub>	Input voltage	· · · · · · · · · · · · · · · · · · ·	0	3.100	Vcc	0	-1	VCC	V	
۷o	Output voltage	Y.Co.	0	-XI 10	Vcc	0	11	VCC	V	
	WWW.	V <sub>CC</sub> = 2 V	WW	44	1000	OF T	TW	1000	MW	
t <sub>t</sub> Input transition (	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	-311	$MM^{*}$	500	Ohr.		500	ns	
	WW 1	V <sub>CC</sub> = 6 V	1	www.	400	CON		400		
T <sub>A</sub>	Operating free-air temperature		-55	MA.	125	-40	TIME	85	°C	

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS018D - MARCH 1984 - REVISED MARCH 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			O.V.C	T <sub>A</sub> = 25°C			IC682	SN74HC682		0.50-
PARAMETER	1EST C	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Al A	V 100 Y	M.T.W	2 V	1.9	1.998	C. I. A.	1.9	44	1.9		OM
	M. TOUX.CC	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499	TIM	4.4	1/1	4.4	001.	
Vон	VI = VIH or VIL	ONT.	6 V	5.9	5.999		5.9	W	5.9	. You	V
	MW.100 1.	I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3	$)_{Mr.}$	3.7	¥	3.84	10	$CO_{J_{i}}$
	1007	$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8	Mo	5.2	7	5.34	1.700	
V <sub>OL</sub>	VI = VIH or VIL	TW	2 V	-11	0.002	0.1	TW	0.1	WAL	0.1	1.0
		$I_{OL} = 20 \mu A$	4.5 V	MM	0.001	0.1	W	0.1	WW	0.1	
			6 V		0.001	0.1	7 V	0.1	TAT V	0.1	V
		I <sub>OL</sub> = 4 mA	4.5 V	- 11	0.17	0.26	W. 9	0.4	4	0.33	100 .
	MMM	I <sub>OL</sub> = 5.2 mA	√ 6 V	MAN	0.15	0.26	201	0.4		0.33	
lіН	$V_I = V_{CC}$	ON COM	6 V	WW	0.1	100	JQ"	1000		1000	nA
1	V: = 0	Q inputs	6 V	-41	-50	-90	OM	-160		-140	μΑ
IIL	V <sub>I</sub> = 0	All other inputs	6 V	N.	-0.1	-100	COM	-1000		-1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V		480	700	.01	1300		1100	μΑ
C <sub>i</sub>	Wix	M. T. CO.	2 V to 6 V	4	3	10	I.Co.	10		10	pF


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	TO (OUTPUT)	то		T <sub>A</sub> = 25°C		SN54HC682		SN74HC682		
PARAMETER	(INPUT)		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>pd</sub> P or Q	A	W.100	2 V	T	130	275	Inc	413	1	344	-1
	P or Q	Any	4.5 V	N.A.	26	55	1,100	88	$M_{i,I,A}$	69	ns
			6 V	IV	22	47	-1100	70	TIME	58	V
t <sub>t</sub>		MW.IO	2 V	W	38	75	W-30	110	Dr.	95	
		Any	4.5 V	1	8	15	0	22	OM.	19	ns
			6 V	V.I.A.	6	13	Q XX	19	MOD	16	

# operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load		pF
	M.M. 100 J. COM. TW	MMM.1007.	$CO_{M}$	TW
	勝 特 力 材 料 886-3-5753170			

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





5-Sep-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
SN74HC682DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC682DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC682DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC682N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC682NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- ⚠ The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated