





3.1-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER

FEATURES

- Designed for Wireless or Cellular Handsets and PDAs
- 3.1 W Into 3Ω From a 5-V Supply at THD = 10% (Typ)
- Low Supply Current: 4 mA Typ at 5 V
- Shutdown Current: 0.01 µA Typ
- Fast Startup With Minimal Pop
- Only Three External Components
 - Improved PSRR (-80 dB) and Wide Supply Voltage (2.5 V to 5.5 V) for Direct Battery Operation
 - Fully Differential Design Reduces RF Rectification
 - -63 dB CMRR Eliminates Two Input Coupling Capacitors

APPLICATIONS

 Ideal for Wireless Handsets, PDAs, and Notebook Computers


DESCRIPTION


The TPA6211A1 is a 3.1-W mono fully-differential amplifier designed to drive a speaker with at least $3\text{-}\Omega$ impedance while consuming only 20 mm² total printed-circuit board (PCB) area in most applications. The device operates from 2.5 V to 5.5 V, drawing only 4 mA of quiescent supply current. The TPA6211A1 is available in the space-saving 3-mm \times 3-mm QFN (DRB) and the 8-pin MSOP (DGN) PowerPADTM packages.

Features like -80 dB supply voltage rejection from 20 Hz to 2 kHz, improved RF rectification immunity, small PCB area, and a fast startup with minimal pop makes the TPA6211A1 ideal for PDA/smart phone applications.

8-PIN QFN (DRB) PACKAGE

APPLICATION CIRCUIT





(1) C(BYPASS) is optional.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

W.I.	PACKAGE	M.Ing COM.	
TA	SMALL OUTLINE (DRB)	MSOP PowerPAD™ (DGN)	EVALUATION MODULES
-40°C to 85°C	TPA6211A1DRB	TPA6211A1DGN	TPA6211A1EVM

(1) The DGN and DRB are available taped and reeled. To order taped and reeled parts, add the suffix R to the part number (TPA6211A1DGNR or TPA6211A1DRBR).

Terminal Functions

TERM NAME	IINAL DRB, DGN	1/0	DESCRIPTION
IN-	(4)	-dV	Negative differential input
IN+	3.0M		Positive differential input
V_{DD}	100 6		Power supply
V _{O+}	5	0	Positive BTL output
GND	7, CO	N.I.	High-current ground
V _{O-}	8	0	Negative BTL output
SHUTDOWN	10107.0		Shutdown terminal (active low logic)
BYPASS	2	D	Mid-supply voltage, adding a bypass capacitor improves PSRR
Thermal Pad	WW.IOOY	CO	Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.

	OLUTE MAXIMUM RATINGS perating free-air temperature range unless otherwise	noted ⁽¹⁾		
	CONT.	NAMAN TON COM	UNIT	
V_{DD}	Supply voltage	-0.3 V to 6 V		
V _I	Input voltage	-0.3 V to V _{DD} + 0.3 V		
	Continuous total power dissipation	See Dissipation Rating Table		
T _A	Operating free-air temperature	-40°C to 85°C		
Γ _J	Junction temperature	-40°C to 150°C		
T _{stg}	Storage temperature	-65°C to 85°C		
	440 11 11 6 11 11 11 11	DRB	260°C	
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds		DGN	235°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN	2.13 W	17.1 mW/°C	1.36 W	1.11 W
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W

(1) Derating factor based on high-k board layout.



RECOMMENDED OPERATION CONDITIONS

WWW.100Y.COM.TW

V_{DD}	Supply voltage	AM TON COMPT	MWW.100V.C	2.5	πW	5.5	V
VIH	High-level input voltage	SHUTDOWN	W.100 -	1.55	1		V
V _{IL}	Low-level input voltage	SHUTDOWN	MA. 100x		TA	0.5	V
T _A	Operating free-air temperature	MANN.	W WWW	-40	TW	85	°C

N. T.	PARAMETER	100 T	EST CONDITION	S	MIN	TYP	MAX	UNIT
Vos	Output offset voltage (measured differentially)	V _I = 0 V differer	V _I = 0 V differential, Gain = 1 V/V, V _{DD} = 5.5 V			0.3	9	mV
PSRR	Power supply rejection ratio	V _{DD} = 2.5 V to 5.5 V			-x1XV.1	-85	-60	dB
V _{IC}	Common mode input range	$V_{DD} = 2.5 \text{ V to}$	5.5 V	N V	0.5	1001.	V _{DD} -0.8	V
	Common mode rejection ratio	$V_{DD} = 5.5 \text{ V}, \qquad V_{IC} = 0.5 \text{ V to } 4.7 \text{ V}$		MM M.	-63	-40	dB	
CMRR	Common mode rejection ratio	$V_{DD} = 2.5 \text{ V},$	$V_{IC} = 0.5 \text{ V to}$	1.7 V	TIWW	-63	-40	ав
1	Low-output swing	$R_L = 4 \Omega,$ $V_{IN+} = V_{DD},$ $V_{IN+} = 0 V,$	$\begin{aligned} &\text{Gain} = 1 \text{ V/V}, \\ &\text{V}_{\text{IN-}} = 0 \text{ V or} \\ &\text{V}_{\text{IN-}} = \text{V}_{\text{DD}} \end{aligned}$	V _{DD} = 5.5 V	- XI	0.45	- cO1	V
				V _{DD} = 3.6 V	11111	0.37	N.O	
				V _{DD} = 2.5 V	WV	0.26	0.4	T
	High-output swing	$R_L = 4 \Omega,$ $V_{IN+} = V_{DD},$ $V_{IN-} = V_{DD}$	$Gain = 1 \text{ V/V},$ $V_{\text{IN-}} = 0 \text{ V or}$ $V_{\text{IN+}} = 0 \text{ V}$	$V_{DD} = 5.5 \text{ V}$		4.95	~JC	ONT.
				$V_{DD} = 3.6 \text{ V}$		3.18	100 -	
				$V_{DD} = 2.5 \text{ V}$	2	2.13	1007.	
I _{IH}	High-level input current, shutdown	$V_{DD} = 5.5 \text{ V},$	$V_1 = 5.8 \text{ V}$	COM		58	100	μA
$I_{\rm IL}$	Low-level input current, shutdown	$V_{DD} = 5.5 V,$	$V_{I} = -0.3 \text{ V}$	COM		3	100	μA
Q	Quiescent current	$V_{DD} = 2.5 \text{ V to}$	5.5 V, no load	OMITY		4	1 5	mA
I _(SD)	Supply current	$V(\overline{SHUTDOWN})$ $R_L = 4\Omega$	$() \le 0.5 \text{ V}, \text{ V}_{DD} = 2$	2.5 V to 5.5 V,	N	0.01	WW.10	μA
	Gain CO	$R_L = 4\Omega$	WWW.10	ox.com.	<u>38 kղ</u> R _I	<u>40 kղ</u> R _I	42 kη R _I	V/V
	Resistance from shutdown to GND	N	T.W.I	ON COM		100	TIM W	kΩ

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW



WWW.100Y.COM.TW

on COM.TW

SLOS367B-AUGUST 2003-REVISED AUGUST 2004 **OPERATING CHARACTERISTICS**

	PARAMETER	M. TO. CON	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
100_{X}	OWITH	CO. 100 F.	W.r.	V _{DD} = 5 V	COM	2.45		
		THD + N= 1%, f = 1	kHz, $R_L = 3 \Omega$	V _{DD} = 3.6 V		1.22		
		MM. ON CI	WT	V _{DD} = 2.5 V	N.Co.	0.49		
		THD + N= 1%, f = 1 kHz, R_L = 4 Ω		$V_{DD} = 5 V$	N.CO	2.22	N	W
Po	Output power			V _{DD} = 3.6 V	-1 C(1.1	-31	
				V _{DD} = 2.5 V	100 x	0.47	1.44	
		THD + N= 1%, f = 1 kHz, $R_L = 8 \Omega$		V _{DD} = 5 V	100 X.	1.36	TIN	
NWW				V _{DD} = 3.6 V	. You	0.72	TIN.	
	1 100 Y.C. OM.TW			V _{DD} = 2.5 V	N.100	0.33	V.r.	«T
MM	Total harmonic distortion plus noise	$f = 1 \text{ kHz}, R_L = 3 \Omega$	P _O = 2 W	V _{DD} = 5 V	1000	0.045%	T.M	N. d.
			P _O = 1 W	V _{DD} = 3.6 V	400	0.05%	_ 1 1	
			P _O = 300 mW	V _{DD} = 2.5 V	N.M.To	0.06%	O_{Mr}	
		$f = 1 \text{ kHz}, R_L = 4 \Omega$	P _O = 1.8 W	$V_{DD} = 5 V$	- N N 1	0.03%	COM	. 1
THD+N			$P_0 = 0.7 \text{ W}$	V _{DD} = 3.6 V	- 1	0.03%		
			P _O = 300 mW	V _{DD} = 2.5 V	MAIN A.	0.04%	Co	WTI
		$f = 1 \text{ kHz}, R_L = 8 \Omega$	P _O = 1 W	$V_{DD} = 5 V$		0.02%	J CO	O_{M} . T'
			$P_0 = 0.5 \text{ W}$	$V_{DD} = 3.6 \text{ V}$	- 17	0.02%	- 0	
			P _O = 200 mW	$V_{DD} = 2.5 \text{ V}$	1/1/1/1	0.03%	01.0	
l.	Supply ripple rejection ratio	$V_{DD} = 3.6 \text{ V}$, Inputs a	ac-grounded with	f = 217 Hz	WV	-80	ony.	dB
k _{SVR}	Supply ripple rejection ratio	$C_i = 2 \mu F, V_{(RIPPLE)} =$	= 200 mV _{pp}	f = 20 Hz to 20 kHz	- 1	-70	U V	uБ
SNR	Signal-to-noise ratio	$V_{DD} = 5 \text{ V}, P_{O} = 2 \text{ W}$	I , $R_L = 4 \Omega$	OMIT	77	105	700,	dB
V _n	Output voltage noise	V _{DD} = 3.6 V, f = 20 H	Hz to 20 kHz,	No weighting	V	15	1100	uV
v _n	Output voltage Holse	Inputs ac-grounded	with $C_i = 2 \mu F$	A weighting		12	V	μV _{RMS}
CMRR	Common mode rejection ratio	$V_{DD} = 3.6 \text{ V}, V_{IC} = 1$	V_{pp}	f = 217 Hz		-65	M.In	dB
Z _I	Input impedance	WILLIA	W.	1001. OM.IV	38	40	44	kΩ
	Start-up time from shutdown	$V_{DD} = 3.6 \text{ V}, \text{ No } C_{BY}$	'PASS	100Y.C	N	4	N	μs
	Start-up time from shutdown	$V_{DD} = 3.6 \text{ V}, C_{BYPAS}$	s = 0.1 μF		N.	27		ms

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

100Y.COM.TW





TYPICAL CHARACTERISTICS

WW.100Y.COM.TW


Table of Graphs

1007.	WILL WILL	1100x. W.TH W. W.100x. CON. IV.	FIGURE
D. OOY	CO S	vs Supply voltage	1
Po	Output power	vs Load resistance	2
P _D 100	Power dissipation	vs Output power	3, 4
-110	OY.CO.TIN W.	vs Output power	5, 6, 7
THD+N	Total harmonic distortion + noise	vs Frequency	8-12
$\alpha N^{1.1}$	COM	vs Common-mode input voltage	13
K _{SVR}	Supply voltage rejection ratio	vs Frequency	14, 15, 16, 1
K _{SVR}	Supply voltage rejection ratio	vs Common-mode input voltage	18
WWW	GSM Power supply rejection	vs Time	19
-XX	GSM Power supply rejection	vs Frequency	20
CMRR	Common mode valenties votic	vs Frequency	21
CIVIRR	Common-mode rejection ratio	vs Common-mode input voltage	22
4 1	Closed loop gain/phase	vs Frequency	23
7	Open loop gain/phase	vs Frequency	24
	Supply Support	vs Supply voltage	25
I _{DD}	Supply current	vs Shutdown voltage	26
	Start-up time	vs Bypass capacitor	27











TOTAL HARMONIC DISTORTION + NOISE





Figure 5.



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 6.








Figure 7.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 9.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 8.

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY




Figure 10.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 11.

TOTAL HARMONIC DISTORTION + NOISE vs COMMON MODE INPUT VOLTAGE




Figure 13.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 12.

SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY





Figure 14.











Figure 17.







GSM POWER SUPPLY REJECTION



GSM POWER SUPPLY REJECTION





Figure 20.










Figure 23.

COMMON-MODE REJECTION RATIO vs COMMON-MODE INPUT VOLTAGE




Figure 22.

OPEN LOOP GAIN/PHASE

vs FREQUENCY 100 180 $V_{DD} = 5 V$ 150 90 $R_L = 8 \Omega$ 80 120 70 90 60 60 Gain 50 용 30 40 Gain -30 0 -30 gg 20 10 -60 Phase 0 -90 -10 -120 -20 -150-30 -40 -180

Figure 24.

100 k

1 M

10 k


f - Frequency - Hz

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

100

1 k









Figure 25.





APPLICATION INFORMATION

FULLY DIFFERENTIAL AMPLIFIER

The TPA6211A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common- mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{DD}/2$ regardless of the common- mode voltage at the input.

Advantages of Fully Differential Amplifiers

Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6211A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has a lower mid-supply voltage than that of the TPA6211A1, the common-mode feedback circuit compensates, and the outputs are still biased at the mid-supply point of the TPA6211A1. The inputs of the TPA6211A1 can be biased from 0.5 V to V_{DD} - 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.

- Mid-supply bypass capacitor, C_(BYPASS), not required: The fully differential amplifier does not require a bypass capacitor. Any shift in the mid-supply voltage affects both positive and negative channels equally, thus canceling at the differential output. Removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} may be acceptable when an additional component can be eliminated (See Figure 17).
- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.


APPLICATION SCHEMATICS

Figure 28 through Figure 31 show application schematics for differential and single-ended inputs. Typical values are shown in Table 1.

Table 1. Typical Component Values

COMPONENT	VALUE
CORI	40 kΩ
C _(BYPASS) ⁽¹⁾	0.22 μF
Cs	1 µF
C _I	0.22 μF

(1) C_(BYPASS) is optional.



(1) C(BYPASS) is optional

Figure 28. Typical Differential Input Application Schematic






Figure 29. Differential Input Application Schematic Optimized With Input Capacitors




Figure 30. Single-Ended Input Application Schematic






Figure 31. Differential Input Application Schematic With Input Bandpass Filter

Selecting Components

Resistors (R_i)

The input resistor (R_I) can be selected to set the gain of the amplifier according to equation 1.

$$Gain = R_F/R_I \tag{1}$$

The internal feedback resistors (R_F) are trimmed to 40 k Ω .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, 1%-tolerance resistors or better are recommended to optimize performance.

Bypass Capacitor (C_{BYPASS}) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to $V_{DD}/2.$ Adding a capacitor filters any noise into this pin, increasing $k_{SVR}.\ C_{(BYPASS)}$ also determines the rise time of V_{O+} and V_{O-} when the device exits shutdown. The larger the capacitor, the slower the rise time.

Input Capacitor (C_i)

The TPA6211A1 does not require input coupling capacitors when driven by a differential input source biased from 0.5 V to V_{DD} - 0.8 V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application, an input capacitor, C_l , is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C_l and R_l form a high-pass filter with the corner frequency defined in Equation 2.

$$f_C \times \frac{1}{2\eta R_I C_I}$$
 (2

fc



The value of C_l is an important consideration. It directly affects the bass (low frequency) performance of the circuit. Consider the example where R_l is 10 $k\Omega$ and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as Equation 3.

$$C_{l} \times \frac{1}{2\eta R_{l}f_{c}} \tag{3}$$

In this example, C_l is 0.16 μF , so the likely choice ranges from 0.22 μF to 0.47 μF . Ceramic capacitors are preferred because they are the best choice in preventing leakage current. When polarized capacitors are used, the positive side of the capacitor faces the amplifier input in most applications. The input dc level is held at $V_{DD}/2$, typically higher than the source dc level. It is important to confirm the capacitor polarity in the application.

Band-Pass Filter (Ra, Ca, and Ca)

It may be desirable to have signal filtering beyond the one-pole high-pass filter formed by the combination of C_I and R_I . A low-pass filter may be added by placing a capacitor (C_F) between the inputs and outputs, forming a band-pass filter.

An example of when this technique might be used would be in an application where the desirable pass-band range is between 100 Hz and 10 kHz, with a gain of 4 V/V. The following equations illustrate how the proper values of $C_{\rm F}$ and $C_{\rm I}$ can be determined.

Step 1: Low-Pass Filter

$$f_{c(LPF)} \times \frac{1}{2 R_F C_F}$$

where R_F is the internal 40 k η resistor (4)

$$f_{c(LPF)} \times \frac{1}{2 + 40 \text{ kg C}_F}$$

Therefore,

$$C_F \times \frac{1}{2 + 40 \text{ km}} f_{\text{c(LPF)}}$$
 (6)

Substituting 10 kHz for $f_{c(\mbox{\scriptsize LPF})}$ and solving for C_F

 $C_F = 398 pF$

Step 2: High-Pass Filter

$$f_{c(HPF)} \times \frac{1}{2\eta R_{|C|}}$$

where R_I is the input resistor

Since the application in this case requires a gain of 4 V/V, R_{l} must be set to 10 $k\Omega$.

Substituting R_I into equation 6.

$$f_{c(HPF)} \times \frac{1}{2 + 10 \text{ ky C}_{I}}$$
 (8)

Therefore,

$$C_{I} \times \frac{1}{2 \cdot 10 \text{ km f}_{C(HPF)}}$$
 (9)

Substituting 100 Hz for f_{c(HPF)} and solving for C_I:

$$C_1 = 0.16 \, \mu F$$

At this point, a first-order band-pass filter has been created with the low-frequency cutoff set to 100 Hz and the high-frequency cutoff set to 10 kHz.

The process can be taken a step further by creating a second-order high-pass filter. This is accomplished by placing a resistor (R_a) and capacitor (C_a) in the input path. It is important to note that R_a must be at least 10 times smaller than R_l ; otherwise its value has a noticeable effect on the gain, as R_a and R_l are in series.

Step 3: Additional Low-Pass Filter

 R_a must be at least 10x smaller than R Set R_a = 1 $k\Omega$

$$f_{c(LPF)} \times \frac{1}{2\eta R_a C_a}$$
 (10)

Therefore,

$$C_a \times \frac{1}{2\eta \ 1k\Omega f_{c(LPF)}}$$
 (11)

Substituting 10 kHz for f_{c(LPF)} and solving for C_a:

$$C_a = 160 pF$$

Figure 32 is a bode plot for the band-pass filter in the previous example. Figure 31 shows how to configure the TPA6211A1 as a band-pass filter.




Figure 32. Bode Plot



Decoupling Capacitor (C_S)

The TPA6211A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power-supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μF to 1 μF , placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a 10- μF or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

DIFFERENTIAL OUTPUT VERSUS SINGLE-ENDED OUTPUT

Figure 33 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6211A1 amplifier has differential outputs driving both ends of the load. One of several potential benefits to this configuration is power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage the load as compared ground-referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields 4× the output power from the same supply rail and load impedance Equation 12.

$$V_{(rms)} \times \frac{V_{O(PP)}}{2/2}$$

Power $\times \frac{V_{(rms)}^2}{R_L}$
 V_{DD}
 V_{DD}

Figure 33. Differential Output Configuration

In a typical wireless handset operating at 3.6 V, bridging raises the power into an $8-\Omega$ speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. This is a 6-dB improvement in sound power-loudness that can be heard. In addition to increased power, there are frequency-response concerns. Consider the single-supply SE configuration shown in Figure 34. A coupling capacitor (C_C) is required to block the dc-offset voltage from the load. This capacitor can be quite large (approximately 33 μF to 1000 μF) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance. This frequency-limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance. This is calculated Equation 13.

$$f_C \times \frac{1}{2\eta R_L C_C}$$
 (13)

For example, a $68-\mu F$ capacitor with an $8-\Omega$ speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.






Figure 34. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces $4\times$ the output power of the SE configuration.

FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient, primarily because of voltage drop across the output-stage transistors. The two components of this internal voltage drop are the headroom or dc voltage drop that varies inversely to output power, and the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from $V_{\rm DD}.$ The internal voltage drop multiplied by the average value of the supply current, $I_{\rm DD}({\rm avg}),$ determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 35).




Figure 35. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.



Efficiency of a BTL amplifier
$$\frac{P_L}{P_{SUP}}$$

Where:

$$P_L = \frac{V_L \text{rms}^2}{R_L}$$
, and $V_{LRMS} = \frac{V_P}{2}$, therefore, $P_L = \frac{V_P^2}{2R_L}$

$$\text{and } \mathsf{P}_{SUP} \qquad \mathsf{V}_{DD} \mathsf{I}_{DD} \mathsf{avg} \quad \text{and} \quad \mathsf{I}_{DD} \mathsf{avg} \qquad \frac{1}{\eta} \int_{0}^{\eta} \frac{\mathsf{V}_{P}}{\mathsf{R}_{L}} \, \mathsf{sin(t)} \, \, \mathsf{dt} \qquad / \, \, \frac{1}{\eta} \, \times \, \frac{\mathsf{V}_{P}}{\mathsf{R}_{L}} \, [\mathsf{cos(t)}] \, \frac{\eta}{0} \qquad \frac{2 \mathsf{V}_{P}}{\eta \, \, \mathsf{R}_{L}} \, \mathsf{R}_{L} \, \mathsf{R}_{L}$$

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\eta R_{I}}$$

substituting PL and PSUP into equation 6,

Efficiency of a BTL amplifier
$$\frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\eta R_L}} = \frac{\frac{\eta V_P}{4 V_{DD}}}{\frac{1}{2} V_{DD}}$$

Where:

$$V_{P} = \frac{1}{2P_{L}R_{L}}$$

 P_L = Power delivered to load P_{SUP} = Power drawn from power supply V_{LRMS} = RMS voltage on BTL load R_L = Load resistance

V_P = Peak voltage on BTL load

I_{DD}avg = Average current drawn from the power supply

 V_{DD} = Power supply voltage

η_{BTL} = Efficiency of a BTL amplifier

Therefore,

$$\eta_{\rm BTL} \times \frac{\sqrt{2\,P_{\rm L}\,R_{\rm L}}}{4\,V_{\rm DD}}$$
(15)

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power

Output Power (W)	Efficiency (%)	Internal Dissipation (W)	Power From Supply (W)	Max Ambient Temperature ⁽¹⁾ (°C)
	WWW.	5-V, 3	-Ω Systems	TW WW. 100
0.5	27.2	1.34	1.84	85 ⁽²⁾
1	38.4	1.60	2.60	76
2.45	60.2	1.62	4.07	75
3.1	67.7	1.48	4.58	82
·	-10	5-V, 4-Ω	BTL Systems	COMPANIA
0.5	31.4	1.09	1.59	85 ⁽²⁾
1	44.4	1.25	2.25	85 ⁽²⁾
2	62.8	1.18	3.18	85 ⁽²⁾
2.8	74.3	0.97	3.77	85 ⁽²⁾
·		5-V, 8	-Ω Systems	00 >
0.5	44.4	0.625	1.13	85 ⁽²⁾
1	62.8	0.592	1.60	85 ⁽²⁾
1.36	73.3	0.496	1.86	85 ⁽²⁾
1.7	81.9	0.375	2.08	85 ⁽²⁾

⁽¹⁾ DRB package

料 886-3-5753170 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Package limited to 85°C ambient (2)



Table 2 employs Equation 15 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 2.8-W audio system with 4- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in Equation 15, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

A simple formula for calculating the maximum power dissipated, P_{Dmax} , may be used for a differential output application:

$$P_{Dmax} \times \frac{2V_{DD}^2}{\eta^2 R_L} \tag{16}$$

 P_{Dmax} for a 5-V, 4- Ω system is 1.27 W.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 3 mm x 3 mm DRB package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$\theta_{\text{JA}} \times \frac{1}{\text{Derating Factor}} \times \frac{1}{0.0218} \times 45.9^{\circ}\text{C/W}$$
 (17)

Given θ_{JA} , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with Equation 18. The maximum recommended junction temperature for the TPA6211A1 is 150° C.

$$T_A$$
 Max $/$ T_J Max \times θ_{JA} P_{Dmax} / $150 \times 45.9 (1.27)$ / $91.7 ^{\circ} C$ (18)

Equation 18 shows that the maximum ambient temperature is 91.7°C (package limited to 85°C ambient) at maximum power dissipation with a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6211A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. In addition, using speakers with an impedance higher than 4- Ω dramatically increases the thermal performance by reducing the output current.



PCB LAYOUT

Use the following land pattern for board layout with the 8-pin QFN (DRB) package. Note that the solder paste should use a hatch pattern to fill solder paste at 50% to ensure that there is not too much solder paste under the package.




Figure 36. TPA6211A1 8-Pin QFN (DRB) Board Layout (Top View)


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.TW

21

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



DRB (S-PDSO-N8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.



IMPORTANT NOTICE

WWW.100Y.COM. WW.100X.CON Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services of countries. any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

> TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

> TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

> TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

> Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

> Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

> Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: **Texas Instruments**

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated