## INTEGRATED CIRCUITS



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# **TDA1548T** Bitstream continuous calibration filter-DAC with headphone driver and DSP

Product specification Supersedes data of 1995 Aug 02 File under Integrated Circuits, IC01

1995 Nov 15







### TDA1548T

#### FEATURESPRODUCT SPECIFICATION

#### Easy application

- Only first-order analog post-filtering required
- Headphone amplifiers and digital filter integrated
- Component saving common headphone output
- Selectable system clock (SYSCLK) 64f<sub>s</sub>, 256f<sub>s</sub> or 384f<sub>s</sub>
- 16, 18 or 20 bits I<sup>2</sup>S-bus or LSB justified serial input format
- Input pins suitable with 5 V low supply voltage interfacing
- Small package (SSOP28)
- Single rail supply (3 V).

#### **High performance**

- Superior signal-to-noise ratio
- Wide dynamic range
- Continuous calibration digital-to-analog conversion combined with noise shaping technique.

#### Features

- Low power dissipation
- Digital volume control
- Soft mute
- Digital tone control (Bass Boost and Treble)
- · Digital de-emphasis
- · Analog control of digital sound control functions.

#### **GENERAL DESCRIPTION**

The TDA1548T is a dual CMOS digital-to-analog converter (DAC) with up-sampling filter and noise shaper and



integrated headphone driver featuring unique signal processing functions. The digital processing features are of high sound processing quality due to the wide dynamic range of the bitstream conversion technique.

The TDA1548T supports the l<sup>2</sup>S-bus data input mode with word lengths of up to 20 bits and the LSB justified serial data input format with word lengths of 16, 18 or 20 bits. The clock system is selectable ( $64f_s$ ,  $256f_s$  or  $384f_s$ ) by means of selection pins. Two cascaded half band filters, linear interpolator and a sample-and-hold function increase the oversampling rate from  $1f_s$  to  $64f_s$ . A second-order noise shaper converts this oversampled data into a bitstream for the 5-bit continuous calibration DACs.

On board amplifiers convert the output current to a voltage signal capable of driving a headphone or line output. The common operational amplifier application eliminates the need for capacitors.

The TDA1548T has some sound processing functions which are controllable by a potentiometer. These functions are volume, bass boost and treble. The flat/min/max switch can also be controlled by a potentiometer. The analog values are converted to a digital code, which is then further translated internally to a set of coefficients for either volume, bass boost or treble.

#### **ORDERING INFORMATION**

ТҮРЕ	WWW.	PACKAGE					
NUMBER	NAME	DESCRIPTION	VERSION				
TDA1548T	SO28	plastic small outline package; 28 leads; body width 7.5 mm	SOT136-1				
TDA1548TZ	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1				

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TDA1548T

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	note 1	2.7	3.0	4.0	V
I <sub>DD</sub>	supply current	note 2	- 100	15	-	mA
V <sub>oFS(rms)</sub>	full-scale output voltage	$V_{DD} = 3 V$	0.57	0.64	0.71	V
(THD+N)/S	total harmonic distortion	0 dB signal	AN.VO	-65	-60	dB
	plus noise as a function of	COM.TW W	W.M	0.056	0.1	%
	signal	0 dB signal; $R_{OL} = 5 k\Omega$	-	-85	-78	dB
	LTW WWW.L	OV.CONTW	Q.V.	0.006	0.013	%
		-60 dB signal; R <sub>OL</sub> = 32 Ω or R <sub>OL</sub> = 5 kΩ	-NWN	-35	-30	dBA
			- WW	1.778	3.162	%
S/N	signal-to-noise ratio	A-weighted; at code 00000H	90	95	OW.TW	dBA
BR	input bit rate at data input	f <sub>sys</sub> = 384f <sub>s</sub>	- 1	48fs	T.M.	
	COMITY WY	$f_{sys} = 256 f_s$	- 1	64fs	Const I	N
		$f_{sys} = 64 f_s$	-	64fs	EOM.	W
f <sub>sys</sub>	system clock frequency	WW.100 x COM.	2.048	TWW.IV	18.432	MHz
TC <sub>FS</sub>	full-scale temperature coefficient at analog outputs (VOL and VOR)	WWW.1003.COM.T	N	±100 × 10 <sup>-6</sup>	OX.CON	N.TW
Tamb	operating ambient	WWW.100Y.COM	-20	- WMM.	+70	°C

WWW.100Y.COM.TW

100Y.COM.TW

## Notes

1. All  $V_{DD}$  and  $V_{SS}$  pins must be connected to the same supply or ground respectively. WWW.100Y.C WWW.100Y.COM.TW

> WWW.100Y.COM.TW WWW.100Y.COM.TW 3

3 WWW.100Y.COM

2. Measured at input code 00000H and  $V_{DD} = 3 V$ . WWW.100Y.CO

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM

WWW.100Y.COM.TW

WWW.100Y.COM.TW

Philips Semiconductors

#### Product specification

# Bitstream continuous calibration filter-DAC with headphone driver and DSP

TDA1548T

#### **BLOCK DIAGRAM**



### Bitstream continuous calibration filter-DAC with headphone driver and DSP

WWW.100Y.COM.T

#### PINNING

SIMBOL	PIN	DESCRIPTION
V <sub>SSO</sub>	1	operational amplifier ground
V <sub>COM</sub>	2	common output pin
VOL	3	left channel audio voltage output
FILTCL	4	capacitor for left channel first-order filter function should be connected between this pin and VOL (pin 3)
MODE0	5	mode 0 selection pin
MODE1	6	mode 1 selection pin
BCK	7	bit clock input
WS	8	word select input
DATA	9	data input
V <sub>DDD</sub>	10	digital supply voltage
V <sub>SSD</sub>	11	digital ground
SYSCLK	12	system clock 64f <sub>s</sub> , 256f <sub>s</sub> or 384f <sub>s</sub>
IF1	13	input format selection 1
IF2	14	input format selection 2
DEEM	15	de-emphasis input ( $f_s = 44.1 \text{ kHz}$ ) (active HIGH)
MUTE	16	soft-mute input (active HIGH)
CLSEL	17	system clock selection input
AD <sub>ref</sub>	18	reference voltage output to external potentiometer
ADTR	19	analog sense input for treble setting
ADBB <	20	analog sense input for bass boost setting
ADVC	21	analog sense input for volume control setting
AD3S	22	3-position switch input for flat/min/max setting
V <sub>DDA</sub>	23	analog supply voltage
V <sub>SSA</sub>	24	analog ground
V <sub>ref</sub>	25	internal reference voltage (0.5V <sub>DDA</sub> typ)
FILTCR	26	capacitor for right channel first-order filter function should be connected between this pin and VOR (pin 27)
VOR	27	right channel audio voltage output
1/	28	operational amplifier supply



WWW.100Y.COM.TW Fig.2 Pin configuration.

WWW.100Y.C

WWW.10

WWW

1007.001

# Bitstream continuous calibration filter-DAC with headphone driver and DSP

#### FUNCTIONAL DESCRIPTION

The TDA1548T CMOS DAC incorporates an up-sampling digital filter, a linear interpolator, a noise shaper, continuous calibrated current sources and headphone amplifiers. The  $1f_s$  input data is increased to an oversampling rate of  $64f_s$ . This high-rate oversampling, together with the 5-bit DAC, enables the filtering required for waveform smoothing and out-of-band noise reduction to be achieved by simple first-order analog post-filtering.

#### System clock and data input format

The TDA1548T accommodates slave mode only, this means that in all applications the system devices must provide the system clock. The system frequency is selectable at pins CLSEL, MODE0 and MODE1 (see Table 1).

The TDA1548T supports the following data input modes (see Table 2):

- I<sup>2</sup>S-bus with data word length of up to 20 bits
- LSB justified serial format with data word length of 16, 18 or 20 bits.

The input formats are illustrated in Fig.4. Left and right data-channel words are time multiplexed.

#### Analog control of digital sound processing features

Digital sound processing settings are controlled via analog sense inputs that translate an analog voltage from, for example, a potentiometer wiper to a digital code, which is then further translated internally to a set of coefficients for either treble, bass boost or volume.

The analog input value is acquired by an internal 6-bit ADC, sampling the three input pins ADVC, ADBB and ADTR and the three-mode selection pin ADS3 (see Section "Single pin three mode selection") in a multiplexed fashion. Sampling of the input voltage is performed by a straight forward technique of linear approximation; from the starting value of 0 V, an internal linear approximation voltage is incremented periodically in steps of 1/66th of the scale, with an internal comparator detecting when the approximation value oversteps the input value. Tolerance is built in at the top and bottom end of the scale by dimensioning the resistive elements at the top and bottom of the ladder equals 1R. Thus the ladder is built up of 64 elements of value R, two of value R, making a typical quantization step size of approximately 1.5 V (AD<sub>ref</sub>) divided-by-66 (amount of Rs), equals 22.7 mV.

For each multiplexed timeslot the full approximation cycle is completed, immediately after which the next input will start being sampled.

The time slot for one input lasts 64 steps at a step advance rate of  $8 \times f_s$ , which amounts to 181 µs at  $f_s = 44.1$  kHz. Because four inputs are multiplexed, the sample rate for each analog input is 1.38 kHz.

A buffered version of an internally generated reference voltage is available at output pin  $AD_{ref}$ . Because the internal AD derives from the same reference voltage, this allows for optimum mapping of the external analog control value onto the useful AD input voltage range. The idea is to bias a potentiometer to  $AD_{ref}$ , using a wiper to control the input voltage between 0 V and  $AD_{ref}$ . Hysteresis is implemented to improve noise immunity of the AD in order to prevent a stable setting of the potentiometer, to a point near a quantization threshold, from producing two alternating digital codes which could give rise to audible volume or boost changes. An hysteresis of 1 LSB is implemented digital. A shift in code must be at least 2 LSB either up or down from the current value, otherwise the internal digital code will remain at the current value.

SINGLE PIN THREE MODE SELECTION

A special input pin AD3S (pin 22), controls the mode in which the sound processing block operates. Not between two but three modes; whether the DSP should follow the AD inputs applying maximum effect, the minimum effect or overrule the boost effects thereby resulting in a flat frequency characteristic in the treble and bass boost sections.

Internally the same AD is used to detect the input level present at this pin as is used for the three sound control pins. An internal bias circuit containing of two MOSTs supplies a mid-range voltage so that this input can be operated with a minimum of external components. A HIGH or LOW input level is created by tying the pin to AD<sub>ref</sub> or ground respectively, the intermediate value is achieved by leaving the pin open-circuit.

#### **Volume control**

Since there is no headroom included into the sound control section, the volume control precedes the sound control. Full volume and neutral setting (flat) of the sound control results in a full-scale output. Any tone boost will immediately cause clipping, which can be avoided by reducing the volume setting.

**Philips Semiconductors** 

# Bitstream continuous calibration filter-DAC with headphone driver and DSP

#### Soft mute

Soft mute is controlled by MUTE (pin 16). When the input is active HIGH the value of the sample is decreased smoothly to zero following a raised cosine curve. 32 coefficients are used to step down the value of the data, each one being used 32 times before stepping on to the next. This amounts to a mute transition time of 23 ms at  $f_s = 44.1$  kHz. When MUTE is released (LOW), the samples are returned to the full level again following a raised cosine curve with the same coefficients being used in the reverse order. Mute is synchronized to the sample clock, so that the operation always takes place on complete samples.

#### **Digital sound processing features**

#### BASS BOOST

A strong bass boost effect, which is useful in compensating for poor bass response of portable headphone sets, is implemented digitally in the TDA1548T and can be controlled by ADBB (pin 20) and AD3S (pin 22). Table 3 shows the bass boost values at different input voltages. Table 4 shows the selection mode status (flat/min/max) at different input voltages. Valid settings range from "flat" (no influence on audio) to +18 dB with step sizes of 2 dB in "minimum" and to +24 dB with step sizes of 2 dB in "maximum". The programmable bass boost filter is a second-order shelving type with a fixed corner frequency of 130 Hz for the "minimum" setting and a fixed corner frequency of 230 Hz for the "maximum" setting and has a Butterworth characteristic. Because of the exceptional amount of programmable gain, bass boost should be used in conjunction with adequate prior attenuation, using the volume control.

#### TREBLE

A treble effect is implemented digitally in the TDA1548T and can be controlled by ADTR (pin 19) and AD3S (pin 22). Table 3 shows the treble values at different input voltages. Table 4 shows the selection mode status (flat/min/max) at different input voltages. Valid settings range from "flat" (no influence on audio) to +6 dB with step sizes of 2 dB in "minimum" and to +6 dB with a step size of 2 dB in "maximum". The programmable treble filter is a first-order shelving type with a fixed corner frequency of 2.8 kHz for the "minimum" setting and a fixed corner frequency of 5.0 kHz for the "maximum" setting.

#### **DE-EMPHASIS**

De-emphasis is controlled by DEEM (pin 15). The digital de-emphasis filter is dimensioned to produce the

de-emphasis frequency characteristics for the sample rate 44.1 kHz. With its 18-bit dynamic range, the digital de-emphasis of the TDA1548T is a convenient and component-saving alternative to analog de-emphasis.

When the DEEM pin is active HIGH, de-emphasis is enabled. De-emphasis is synchronized to the sample clock, so that operation always takes place on complete samples.

#### Oversampling filter and noise shaper

The digital filter is a four times oversampling filter. It consists of two sections which each increase the sample rate by 2.

The second order noise shaper operates at  $64f_s$ . It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique, used in combination with a sign-magnitude coding, enables high signal-to-noise ratios to be achieved. The noise shaper outputs a 5-bit PDM bitstream signal to the DAC.

#### **Continuous calibration DAC**

The dual 5-bit DAC uses the continuous calibration technique. This method, based on charge storage, involves exact duplication of a single reference current source. In the TDA1548T, 32 such current sources plus 1 spare source are continuously calibrated. The spare source is included to allow continuous converter operation.

The DAC receives a 5-bit data bitstream from the noise shaper. This data is converted to a sign-magnitude code so that no current is switched to the output during digital silence (input 00000H). In this way very high signal-to-noise performance is achieved.

#### Component-saving stereo headphone driver

High precision, low-noise amplifiers together with the internal conversion resistors  $R_{CONV1}$  and  $R_{CONV2}$  convert the converter output current to a voltage capable of driving a line output or headphone. The voltage is available at VOL and VOR (0.64 V RMS typical).

A major component saving feature of the TDA1548T is that no DC-blocking capacitors are needed in the application, despite the asymmetrical supply. The V<sub>COM</sub> output, pin 2, is biased to the same voltage that the right and left channel voltage outputs are, V<sub>ref</sub>, and is capable of sinking the sum of left and right channel load currents. Therefore, connecting a load between one of the outputs and V<sub>COM</sub> only gives rise to a negligible amount of DC current through the load.

### TDA1548T

### TDA1548T

			DESCRIPTION	
CLSEL	MODEU	WODET	- M.	
0	0	0	256f <sub>s</sub>	
0	0		64fs	
0	1	Х	reserved 1	
toM	0	0	384f <sub>s</sub>	
1	0	1	reserved 2	
011		X	reserved 3	

#### Table 1 System clock selection

#### Table 2 Data input formats

WWW.100Y.COM.TW

	S M.T.Y	FORMAT
IF1 100	IF2	FORMAT
0	0	I <sup>2</sup> S-bus
0	01.00	LSB justified, 16 bits
1WW.	0.0	LSB justified, 18 bits
1	1CO	LSB justified, 20 bits

 Table 3
 Relationship between VC, BB and TR

	0	1 reserved 2							
0011	ATT.	X	reserved 3	N. 1. W					
Table 3 R	elationship betw	veen VC. BE	3 and TR						
N.100 A	NALOG INPUT	ALOG INPUT VALUES (V);		VOLUME	BASS B (ADE	OOST 3B)	TREBLE (ADTR)		
W.10PI	PINS ADTR, ADBB AND		VC	(ADVC)		MIN.	MAX.	MIN.	
100	AD <sub>ref</sub> × 6	65/66	N.100	-0	0	0	0	0	
	AD <sub>ref</sub> × 6	64/66	W 100	-0	0	0 10	0	0	
NN	AD <sub>ref</sub> × 6	63/66	WWW	01-1	0	0	0	0	
WWW.	AD <sub>ref</sub> × 6	62/66	WWW.	-2	0	0	0 0	2	
WW	AD <sub>ref</sub> × 6	61/66	WWW.	-3	2	2	2	2	
	AD <sub>ref</sub> × 6	60/66	W III	-4 00	2	2	2	2	
WI	AD <sub>ref</sub> × 5	59/66		-5	4	4	2	2	
41	AD <sub>ref</sub> × \$	58/66		-6	4	4	2	2	
N	AD <sub>ref</sub> × s	57/66	A N	-7.07-	6	6	400	4	
2	AD <sub>ref</sub> × s	56/66	N N	-8	6	6 📢	4 00	4	
	AD <sub>ref</sub> × s	55/66		-9	8	8	4	4	
	AD <sub>ref</sub> × 5	54/66		-10	8	8	4	40	
	AD <sub>ref</sub> × 8	53/66	TN	-11	10	10	6	6	
	AD <sub>ref</sub> × s	52/66	WT.	-12	10	10	6	6	
	AD <sub>ref</sub> × s	51/66	WTN	-13	12	12	6	6	
	AD <sub>ref</sub> × s	50/66	WT.	-14	12	12	6	6	
	$AD_{ref} \times 4$	49/66	DNL	-15	14	14	W 1000	Yom:	
	AD <sub>ref</sub> × 4	48/66	.0M.1	-16	14	14			
	$AD_{ref}  imes AD_{ref}$	47/66	COM.TY	-17	16	16		avi.10	
	AD <sub>ref</sub> × 4	46/66	T.M.	-18	16	16	V	100	
	AD <sub>ref</sub> × 4	45/66	I.COM	–19	18	18	🔨		
	AD <sub>ref</sub> × 4	44/66	N.COM	–20	18	18	×		
	$AD_{ref} \times A$	4366	COM	-21	20	18	/	N LL	
	$AD_{ref}  imes d$	42/66	NOT COM	-22	20	18		W	
	$AD_{ref} \times 4$	41/66	1001.001	-23	22	Morris			
	AD <sub>ref</sub> × 4	40/66	1001.00	-24	22		1.T.		
	AD <sub>ref</sub> × 3	39/66	100Y.CU	-25	24	00%			
1995 Nov 1	5			8	勝特 胜特力目 胜特力目 Http	り材料8 电子(上海)8 电子(深圳)8 ://www.1	86-3-57531 6-21-54151 6-755-8329 00y. com. tv	70 736 98787 v	

### TDA1548T

ANALOG INPUT VALUES (V);		BASS I (AD	BOOST BB)	TREBLE (ADTR)	
FINS ADTR, ADBB AND ADVC	(ADVC)	MAX.	MIN.	MAX.	MIN
AD <sub>ref</sub> × 38/66	-26	24	T. I.	N	
AD <sub>ref</sub> × 37/66	-27	NN	CO	//	
AD <sub>ref</sub> × 36/66	-28	WW.	N.COM.		
	OM. T. Sum	W.10	A COM		
N.C. M.T.W W. 1007.0	M.T.M.	. WAR			
$AD_{ref} \times 5/66$	-59	24	18	6	6
$AD_{ref}  imes 4/66$	-60	24	18	6	6
AD <sub>ref</sub> × 3/66		24	18	6	6
$AD_{ref} \times 2/66$	-∞	24	18	6	6

WWW.100Y.COM.T

# Table 4 Relationship mode selection

ANALOG INPUT VALUE (V); PIN AD3S	FLAT, MINIMUM OR MAXIMUM
AD <sub>ref</sub> × 65/66	flat
AD <sub>ref</sub> × 64/66	flat M.100 COM.1
WWW.100Y.COM	N.C. M.TH MATTALLOOT. COM.TH
WWW. COM TW WWW	DY.CO. TW WWWW 100Y.CO. MTV
AD <sub>ref</sub> × 51/66	flat WW flat
AD <sub>ref</sub> × 50/66	flat flat
AD <sub>ref</sub> × 49/66	minimum
AD <sub>ref</sub> × 48/66	minimum
WWWWWWWWWWWWWWWWWWWWWWWW	100X.00.M.TW WW 100X.00
WWW. COM WW	100X.Co
AD <sub>ref</sub> × 19/66	minimum
AD <sub>ref</sub> × 18/66	COM minimum
AD <sub>ref</sub> × 17/66	maximum
AD <sub>ref</sub> × 16/66	maximum
WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	WW SI 100X. SNITT W WW TOOX
WWWW. ON COM TW	WWWW. 100X.CO. TWEW WWWW 100
AD <sub>ref</sub> × 3/66	maximum
$AD_{ref} \times 2/66$	maximum

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100

100Y.COM.TW

TDA1548T

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	note 1	COM	4.5	V
T <sub>xtal</sub>	maximum crystal temperature	WWW.IC.	EON.	+150	°C
T <sub>stg</sub>	storage temperature	WW.100	-65	+125	°C
T <sub>amb</sub>	operating ambient temperature	TV W. W.10	-20	+70	°C
V <sub>es</sub>	electrostatic handling	note 2	-3000	+3000	V
N.COM	TW WWW.LOOY.COM	note 3	-300	+300	V

WWW.100Y.COM.T

## Notes

- 1. All  $V_{DD}$  and  $V_{SS}$  connections must be made to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  series resistor. Pin 18 = -1500 V (min) and +1500 V (max).
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 µH series inductor.

#### THERMAL CHARACTERISTICS

HARACTERISTICS		
DESCRIPTION	VALUE	UNIT
thermal resistance from junction to ambient in free air	LA MAN 100X.	WT.Mo
SO28	60	K/W
SSOP28	80	K/W
	HARACTERISTICS DESCRIPTION thermal resistance from junction to ambient in free air SO28 SSOP28	HARACTERISTICS DESCRIPTION VALUE thermal resistance from junction to ambient in free air SO28 60 SSOP28 80

#### QUALITY SPECIFICATION

In accordance with UZW-BO/FQ-0601. The numbers of the quality specification can be found in the "Quality Reference WWW.100Y.COM. WWW.100 Handbook". The Handbook can be ordered using the code 9397 750 00192.

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

OM.TW

WWW.100Y.COM.TW

**Philips Semiconductors** 

Product specification

# Bitstream continuous calibration filter-DAC with headphone driver and DSP

### TDA1548T

#### DC CHARACTERISTICS

All voltages referenced to ground (pins 1, 11 and 24);  $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ,  $R_L = 32 \Omega$  (note 1); common operational amplifier application; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage pin 10	note 2	2.7	3.0	4.0	V
V <sub>DDA</sub>	analog supply voltage pin 23	note 2	2.7	3.0	4.0	V
V <sub>DDO</sub>	opamp supply voltage pin 28	note 2	2.7	3.0	4.0	V
IDDD	digital supply current	at digital silence	1-1005	4.5	( <u>P</u> )	mA
I <sub>DDA</sub>	analog supply current	at digital silence	411.1	4.5	$N_T$	mA
IDDO	opamp supply current	at digital silence; note 3	WW.IO.	6.0	- N	mA
P <sub>tot</sub>	total power dissipation	note 3	- 1.1	50	L	mW
Digital inp	outs	1100Y.CONI.TW	W.	001.	MIT	
VIH	HIGH level input voltage on pins 5 to 9 and 12 to 17	N.100Y.COM.TW	0.7V <sub>DDD</sub>	100X.C	WT.WO	V
VIL	LOW level input voltage on pins 5 to 9 and 12 to 17	W.100Y.COM.TW	- WW	N.100Y.	0.3V <sub>DDD</sub>	V
ILI WWW.10	input leakage current on pins 7 to 9 and 12 to 17	WW.100X.COM.TW	- 11	N.100	10	μA
CI	input capacitance on pins 5 to 9 and 12 to 17	WWW.100Y.COM.TW	- 4	AW.10	10	pF
Analog in	puts pins ADVC, ADBB, ADT	R and AD3S		WIG	1001. CO	W.T.Y.
RES	input resolution	WWW 100Y.COM.T	<u>16</u>	<u> </u>	6	bit
C <sub>I</sub>	input capacitance	WWWWWWWWWWWWW	21	10	-100X.C	pF
RI	input resistance	pins ADBB, ADTR and ADVC	1	- 1111	-1001.0	MΩ
	WW.100 COM. L	pin AD3S	- and	20	N. S. Oak	kΩ
Analog re	ference pin AD <sub>ref</sub>	WW.IOU X CO	M	N/	WW.1000	I.COM.
V <sub>ADref</sub>	reference voltage pin 18	W. WW. TOUL	0.45V <sub>DDA</sub>	0.5V <sub>DDA</sub>	0.55V <sub>DDA</sub>	VCON
R <sub>L(ADref</sub> )	reference output load pin 18	W.100x.	3.0	_	Tor W.10	kΩ
Analog au	udio pins	W WWW.1007.4	COM.TW	-1	N.W.W.	
V <sub>ref</sub>	reference voltage pin 25	with respect to V <sub>SSO</sub>	0.45V <sub>DDA</sub>	0.5V <sub>DDA</sub>	0.55V <sub>DDA</sub>	V
R <sub>o</sub>	output resistance pin 25	TM MM 100	-	3	-	kΩ
R <sub>CONV</sub>	current-to-voltage conversion resistor	T.I.M. MMM. TOL	COM	1.2	- WWW	kΩ
I <sub>O(max)</sub>	maximum output current	(THD + N)/S < 0.1%	- COV	35	-	mA
CL	output load capacitance	note 4	001.0	NT.I.	50	pF

#### Notes

- 1.  $R_L$  is the AC impedance of the external circuitry connected to the audio outputs of the application circuit.
- 2. All power supply pins ( $V_{DD}$  and  $V_{SS}$ ) must be connected to the same external power supply unit.
- 3. No operational amplifier load resistor.
- 4. Load capacitance greater than 50 pF, an inductor of 22  $\mu$ H connected in parallel with a resistor of 270  $\Omega$  must be inserted between the load and the operational amplifier output.

### TDA1548T

#### **AC CHARACTERISTICS (ANALOG)**

All voltages referenced to ground (pins 2, 9 and 23);  $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}$ ;  $f_i = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ °C}$ ,  $R_L = 32 \Omega$  (note 1); common operational amplifier application; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RES	input resolution	COM.TH	14.100×	-0 <sup>M.1</sup>	18	bit
f <sub>sAD</sub>	AD sample frequency	ON'LM M.	TV.100	f <sub>s</sub> /32	-	kHz
V <sub>ADref</sub>	input voltage range	F.CO.T.W WI	0	M.T	V <sub>ADref</sub>	V
V <sub>FS(rms)</sub>	output voltage swing (RMS value) (pins 3 and 27)	N.COM.TW W	0.57	0.64	0.71	V
V <sub>DC(os)</sub>	DC offset output voltage w.r.t. reference voltage level V <sub>ref</sub>	100X.COM.TW	NWW.	20	TW TW	mV
TC <sub>FS</sub>	full scale temperature coefficient	100 Y. COM. TW	- WW	$\pm 100 \times 10^{-6}$	M.TW	
SVRR	supply voltage ripple rejection V <sub>DDA</sub> and V <sub>DDO</sub>	$C_{25} = 10 \ \mu\text{F}; f_{ripple} = 1 \ \text{kHz};$ $V_{ripple} = 100 \ \text{mV} \ (peak)$	- 111	40	OM.TV	dB
UNBAL	unbalance between the 2 DAC voltage outputs (pins 3 and 27)	maximum volume	- 4	0.1	COM.	dB
α <sub>ct</sub>	crosstalk between the 2 DAC voltage outputs (pins 3 and 27)	one output digital silence the other maximum volume	-	50	ST.COM	dB
MMM		one output digital silence the other maximum volume $R_L = 5 \ k\Omega$		90	100X.CO	dB
WW V	crosstalk between the 2 DAC voltage outputs (pins 3 and 27) with R <sub>L</sub> connected to ground	one output digital silence the other maximum volume	WT2	70	100X.	dB
W		one output digital silence the other maximum volume $R_L = 5 \ k\Omega$	MT.IM	100	N.100X	dB
(THD+N)/S	total harmonic distortion	0 dB signal	- T	–65	-60	dB
	plus noise as a function of	WWW.Look.	COM	0.056	0.1	%
	signal	0 dB signal; $R_L = 5 k\Omega$	EOM.	-85	-78	dB
	WW.1001.COM.	W.100	-coM	0.006	0.013	%
	WWW.100Y.COM	$-60 \text{ dB signal}; \text{ R}_{\text{L}} = 32 \Omega \text{ or}$	<u>-</u>	-35	-30	dBA
	WWW.100Y.COM	$R_L = 5 k\Omega$	PA.C.	1.778	3.162	%
S/N	signal-to-noise ratio at bipolar zero	A-weighted at code 00000H	90	95	- 11	dBA

#### Note

1. R<sub>L</sub> is the AC impedance of the external circuitry connected to the audio outputs of the application circuit.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### TDA1548T

#### **AC CHARACTERISTICS (DIGITAL)**

All voltages referenced to ground (pins 2, 9 and 23);  $V_{DDD} = V_{DDA} = V_{DDO} = 2.7$  to 4.0 V;  $T_{amb} = +70$  °C,  $R_L = 32 \Omega$  (note 1); unless otherwise specified.

NWW.100Y.COM

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>cy</sub>	clock cycle	$f_{sys} = 384 f_s$	54.2	59.1	81.3	ns
LCOM T	WWW 100Y.	$f_{sys} = 256 f_s$	81.3	88.6	122	ns
N.COm	W WWW. 100Y	$f_{sys} = 64f_s$	325.5	354.3	488.3	ns
t <sub>CW(L)</sub>	f <sub>sys</sub> LOW level pulse width	V.COMIN W	22	1.Com	T-N	ns
t <sub>CW(H)</sub>	f <sub>sys</sub> HIGH level pulse width	V.CONL	22	T.COM	WT-	ns
Serial input	t data timing (see Fig.3)	N.COM. TW	WWW.I	NOJ.CO	WT	
BR	clock input = data input rate	$f_{sys} = 384 f_s$	WW.	48fs	M.	
N.100Y.C	OM.TW WWW.	$f_{sys} = 256 f_s$	- WWW	64fs	021.1	1
		$f_{sys} = 64f_s$		64f <sub>s</sub>	-OM.T	
f <sub>sys</sub>	system clock frequency	100Y.CO.M.TW	2.048	NT 100Y.	18.432	MHz
f <sub>WS</sub>	word select input frequency	N. COM TW	- 11	44.1	48.0	kHz
tr	rise time	W. LOW CONT.		171.5	20	ns
t <sub>f</sub>	fall time	WW.100 COM.		WHW.IO	20	ns
t <sub>BCK(H)</sub>	bit clock HIGH time	M.100 1. COM. 1.	55	.Www.Iu		ns
t <sub>BCK(L)</sub>	bit clock LOW time	NI 100Y. COM.TV	55		00x.	ns
t <sub>s;DAT</sub>	data set-up time	WWW.100Y.COMT	20	12	1004.0	ns
t <sub>h;DAT</sub>	data hold time	WWW. OOY.COM	10	-NN	TOOY.C	ns
t <sub>s;WS</sub>	word select set-up time	MMM. Town COM.	20	-ww	Yoo Y.	ns
t <sub>h;WS</sub>	word select hold time	WW.100 COM	10		ACTO N	ns



Fig.3 Timing of input signals.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Product specification



1995 Nov 15

1 4

#### **TEST AND APPLICATION INFORMATION**

#### **Filter characteristics**

**Table 5** Digital filter characteristics ( $f_s = 44.1 \text{ kHz}$ )The band frequencies scale with the sample frequency.

BAND	ATTENUATION		
0 to 20 kHz	< 0.001 dB		
24 to 64 kHz	> 39 dB		
64 to 69 kHz	> 33 dB		
69 to 88 kHz	> 37 dB		

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw



WW.100Y.COM

### TDA1548T

SOT136-1

### Bitstream continuous calibration filter-DAC with headphone driver and DSP

#### PACKAGE OUTLINES





WW.100Y.COM

SOT136-1

075E06

MS-013AE

 $\square$ 

97-05-22





# Bitstream continuous calibration filter-DAC with headphone driver and DSP

#### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### **Reflow soldering**

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

#### SO

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

#### SSOP

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

#### METHOD (SO AND SSOP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TDA1548T

#### DEFINITIONS

ata sheet status	
bjective specification	This data sheet contains target or goal specifications for product development.
eliminary specification	This data sheet contains preliminary data; supplementary data may be published late
oduct specification	This data sheet contains final product specifications.
miting values	WW.LOV.COM. TW WWW.LOOX.COM. TW
miting values miting values given are in	accordance with the Absolute Maximum Rating System (IEC 134). Stress above

WW.100Y.COM

of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw