


TDA7284

RECORD/PLAYBACK CIRCUIT WITH ALC


- WIDE OPERATING SUPPLY VOLTAGE (3V to 12V)
- VERY LOW INPUT NOISE $(V_I = 1.2\mu V)$
- INTERNAL COMPENSATION FOR HIGH GAIN APPLICATION (DOUBLE SPEED RECORDING)
- BUILT-IN ALC CIRCUITRY
- GOOD SVR
- DC CONTROLLED SWITCHES FOR MUTE OR EQUALIZATION SWITCHING FUNC-TIONS

DESCRIPTION


The TDA7284 is a monolithic integrated circuit in a DIP/SO-14designed for 6V, 9V and 12V AC/DC portable cassette equipment application.



BLOCK DIAGRAM



May 1997 1/14



WW.100Y.COM.TW

WWW.100Y.COM.TW

ABSOLUTE MAXIMUM RATINGS

bol	Parameter	Value	Unit
S	Supply Voltage	10V 14	V
Р	Operating Temperature Range	-20 to 70	°C
Tj	Storage and Junction Temperature Range	-40 to 150	°C


THERMAL DATA

ymbol	Description		S014	DIP14	Unit
th j-amb	Thermal Resistance Junction-ambient	Max	200	120	°C/W

Terminal No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Terminal Voltage (V)	0	0	0	0	2.6	0	1.3	1.3	0	2.6	6	4.6	0	0

Figure 1: Test and Application Circuit


WWW.100Y.COM.TW



WWW.100Y.COM.T

WWW.100X.

Figure 2: P.C. Board and Component Layout of the Circuit of Fig. 1 (1:1 scale).



ELECTRICAL CHARACTERISTICS ($V_S = 6V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified refer to test circuit)

Symbol	Parameter	Test Cond	ition	Min.	Typ.	Max.	Unit
Vs	Supply Voltage	100Y.C	TW	3	100	12	V
l _d	Quiescent Current	M. T. COH.	W	WV	4.5	8	mA
En.10	Input Noise	$R_g = 2.2K\Omega$ BW = 22Hz to 22k	Hz	W	1.2	OOY.C	μV
Rı	Input Resistance	MM. CO	W	30 🕥	50	70	ΚΩ
Go	Open Loop Gain	MAIN TO	DIMI	65	78	, I o	dB
Vo	Output Voltage	THD <u><</u> 1%	ALC OFF ALC ON	1.2 0.7	1.8 0.9	1.1	V_{rms} V_{rms}
THD	Total Harmonic Distortion	$V_O = 1V_{rms}$ ALC = ON $V_I = 10$	00mV	I	0.1 0.3	0.5 1	% %
TAT V	ALC Range	$\Delta V_0 = 3dB$		N	47	1	dB
СВ	Channel Balance	ALC ON			0	2	dB
SVR	Supply Voltage Rejection	$ f = 120 \text{Hz}, C_{\text{SVR}} = \\ V_{\text{R}} = 100 \text{mV}, \ R_{\text{g}} = \\ \text{ALC} = \text{Off} $	33μF = 10KΩ	TW	50	NWW	dB
CS	Cross-talk	ALC OFF	1001.	LIV	70	M.	dB
Pin 3	Turn Off Threshold	$I_O = <1\mu A$	TOOY.CO	0.8	1.3	WW	V
Pin 3	Turn On Threshold	TWW.	· Joseph Co	Mr	1.7	2.25	V
Pin 3	Turn On Saturation	$R_L = 10K\Omega$	N.100	OM'_I	0.1	0.2	V

Figure 3: Drain Current vs. Supply Voltage

WWW.100Y.COM.TW




Figure 4: Recording Closed Loop Gain vs. Frequency




Figure 5: Playback Closed Loop Gain vs Frequency




Figure 7: Output Voltage vs. Input Voltage




Figure 9: Output Voltage vs. Input Voltage




Figure 6: Normalized Output Voltage vs. Supply Voltage




Figure 8: Output Voltage vs. Input Voltage




Figure 10: Distortion vs. Input Voltage




Figure 11: Distortion vs. Input Voltage

WWW.100Y.COM.TW




Figure 13: Crosstalk vs. Frequency (ALC = Off)






Figure 12: SVR vs. Frequency (ALC = Off)





CIRCUIT DESCRIPTION


OPERATIONAL AMPLIFIER

The operational amplifier consists essentially of a very low noise input stage decoupled from the

single-ended output stage by means of an emitter follower (fig. 15).

The compensations provided in order to have high gain bandwith product allowing the use for double speed recording application.

Figure 15




AUTOMATIC LEVEL CONTROL SYSTEM (ALC)

This system maintains the level of the signal to be recorded at a value which prevents saturation of the tape and which optimizes the signal to noise ratio even there are notable variations in the input signal.

Before presenting the ALC circuit of TDA7284 it is worth describing the operation of the automatic level control as a system. A diagram showing the basis of operation is given in fig.16.

Figure 16: Basic Diagram of the ALC stage



This consists of an amplifier (op-amp) having constant gain ($G_V = 1+R4/R3$),which in feedback transforms output signal level information (usually by means of a peak-to-peak detector) into a continuous voltage which drives the networks indicated by T and Rd.

The element T transforms the continuous voltage level into a signal capable of modifying the circuit conditions symbolized by variable resistor Rd.

The value assumed by the resistor Rd is a function of the output signal level Vo and is such that the voltage Vc at the input of the op-amp is constant, even variations of Vi are present. Obviously if Vo is less than a certain value the system is not controlled.

In this case:

 $V_1 = V_C = V_O / G_V$

(G_V is the gain of the op-amp)

For the TDA7284 the value of V_0 below which the system is not controlled is around 1 Vrms.


Let us now consider the speed of response of the system (when controlled) to positive and negative changes of the input signal i.e. the limiting time, the time for return to nominal level (1 Vrms) and the recovery time.

Limiting time, and time for return to nominal level.

Let us suppose that at certain moment T_0 , the input signal increases by $+\Delta Vi$ as shown in fig. 17.

TDA7284

Figure 17: Limiting and Level Setting Time



Usually such an increase drives the op-amp into saturation and the time for which it remains in this condition is called the limiting time(T1).

T1 depends on the relationship between the external capacitances, the time constant T=R1 • C1, the supply voltage and the signal variation.

The criteria for choosing the length of T1 are the result of several compromises. In particular if T1 is too long, there will be audible distortion during playback (during T1 the output is a square wave), and if it is too short, the sensation of increased level will be lost while dynamic compression phenomena and instability may occur.


The time for return to nominal level is defined as the total time between the instant To and the instant in which the output reassumes the nominal value. This time (Ts) is roughly equal to 5 • T1.

On the basis of tests carried out it has been found that a musical signal with high dynamic range (ΔV_I =+40 dB) is to be recorded, the best value of Ts is between 200 and 300ms.

Recovery time.

let us now suppose that at the instant To the input signal decreases of ΔVi (fig. 18).

Figure 18: Recovery Time



The recovery time (Trec) is defined as the time between the instant To and the instant in which the output signal returns to the nominal level.


This time depends essentially on the discharge time constant of R2 \bullet C2 (see fig. 16) and on the size of the step - Δ Vi. In this case too, if this time is too long the signal to noise ratio on the tape deteriorates.

If it is too short the sensation of the low signal level is lost during playback.

The ALC system of the TDA7284

Fig. 16 becomes the following (fig. 19) where the

Figure 19



TDA7284

peak-to-peak detector of fig. 16 is now inside the broken line 1 while the system which allows a dinamic resistance varying with the DC voltage level (i.e. inversely proportional to the op-amp output signal), is inside the broken line 2.

It should be noted that the generator resistance Ri has no influence on the controlled voltage value Vc, although its value should be between 1 and 47 Kohm.

The lower limit is determined by the minimum dynamic resistance of 10 ohm and therefore to have a control range of 40 dB for the input signal, Ri must be greather than 1.5 Kohm.


The upper limit results from the necessity to limit the attenuation of the signal by the input impedance of the op-amp.

Switches

Two DC-controlled switches are also included in the chip (fig. 20)

Fig. 19 shows the typical application circuit of the TDA7284 utilizing the equalization switch for normal or chrome tape playback equalization. The advantage is the components can be placed near

Figure 20



to the IC, while the tape selector switch can be at a remote location, hence reduce the chances of noise and oscillation due to components layout. Another advantage is that only one pole is needed for the tape selector switch as compared to the two poles needed by conventional circuits (one separate pole for each channel).

Fig. 22 shows the use of the switches to obtain the mute function.

Figure 21: Application Circuit with DC Switching of Normal/Chrome Tape Equalization





Figure 22: Application Circuit with Output Muting



SVR

WWW.100Y.COM.TW


A refernce circuit is enclosed to provide a stable voltage and to supply a stable current to all cur-

rent mirrors.

SVR capacitor is also connected to this block for good ripple rejection.

DIP14 PACKAGE MECHANICAL DATA

OIM.	TW	mm	UOA' COL	W V	inch	WI.Mo
1007.C	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1 00 Y	0.51	WW	1.100X.CO	0.020	M.M. 100	Y.COM.T
B 100	1.39	W	1.65	0.055	WWW.I	0.065
b 1.10	V.COM.T	0.5	AM:TONY.C	$O_{M:I}$	0.020	TOON CON
b1	ON.COM.	0.25	MM:TOOX:	CONLITY	0.010	1100Y.CO
DIVIN.	100 Y. COMT.	TW	20	.COM.TW	MM.	0.787
EV	1.100 Y.CO.	8.5	WW 100	Y.COM.TV	0.335	M. 100 Y.
е	W.100Y.CC	2.54	MAN TO	OY.COM.T	0.100	WW.1001
e3	VV.1007.	15.24	I.M.M.	On r. COM.	0.600	MMM Too
= 1	MM.100X	co_{M} . TW	7.1	TOOX COM	TW	0.280
I	WWW.100	CONTA	5.1	N. 100 Y. CO	M.TW	0.201
L	WWW.	3.3	WW	11.100Y.CC	0.130	WW
Z	1.27	DY.COM.TY	2.54	0.050	WI.Mor	0.100



SO14 PACKAGE MECHANICAL DATA

WWW.100Y.COM.TW

DIM.	TTW_	mm	100X.CO.	TW Y	inch	MI
W. 5 100 Y.C	MIN.	TYP.	MAX.	MIN.	TYP.	MAX
A OOY	COMITY	MMA	1.75	WI.IW	WW 100	0.069
a1	0.1	MM	0.2	0.004	WW.1	0.008
a2	Y.Com.TV	MA	1.6	OM.TW	WW.	0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007	W.	0.010
С	100 X . COM	0.5	N. 100	COMITY	0.020	W.100 x
c1	W.1007.	A.TW	45°	(typ.)		NW.100
D	8.55	M.TW	8.75	0.336		0.344
E	5.8	OM.TW	6.2	0.228		0.244
е	M.1001.	1.27	WWW	Tun COM	0.050	WWW
e3	M.1001	7.62	WW	N. Tub CO	0.300	WWW
F	3.8	COM	4.0	0.15	W.	0.157
L	0.5	N.COM.	1.27	0.020	ONL	0.050
М	M.M.M.	COM.	0.68	MM. Incol.	COM	0.027

