
SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000


- High Speed
  - 180 MHz Bandwidth (G = 1, -3 dB)
  - 400 V/µs Slew Rate
  - 40-ns Settling Time (0.1%)
- High Output Drive, I<sub>O</sub> = 115 mA (typ)
- Excellent Video Performance
  - 75 MHz 0.1 dB Bandwidth (G = 1)
    - 0.02% Differential Gain
    - 0.02° Differential Phase
- Very Low Distortion
   THD = -72 dBc at f = 1 MHz
- Wide Range of Power Supplies
   V<sub>CC</sub> = ±5 V to ±15 V
- Available in Standard SOIC, MSOP PowerPAD<sup>™</sup>, JG, or FK Package
- Evaluation Module Available


#### description


The THS4061 and THS4062 are generalpurpose, single/dual, high-speed voltage feedback amplifiers ideal for a wide range of applications including video, communication, and imaging. The devices offer very good ac performance with 180-MHz bandwidth, 400-V/µs slew rate, and 40-ns settling time (0.1%). The THS4061/2 are stable at all gains for both inverting and noninverting configurations. These amplifiers have a high output drive capability of 115 mA and draw only 7.8 mA supply current per channel. Excellent professional video results can be obtained with the low differential gain/phase errors of 0.02%/0.02° and wide 0.1 db flatness to 75 MHz. For applications requiring low distortion, the THS4061/2 is ideally suited with total harmonic distortion of -72 dBc at f = 1 MHz.













CAUTION: The THS4061 and THS4062 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Insruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000


1001.00	RELATED DEVICES
DEVICE	DESCRIPTION
THS4011/2	290-MHz Low Distortion High-Speed Amplifiers
THS4031/2	100-MHz Low Noise High Speed-Amplifiers
THS4061/2	180-MHz High-Speed Amplifiers

WWW.100Y.COM.TW

COM	TW	WWW.100Y		EOPTIONS	V.100Y.COM	I.TW	
	NUMBER OF CHANNELS	PLASTIC SMALL OUTLINE <sup>†</sup> (D)	PACKAGED PLASTIC MSOP <sup>†</sup> (DGN)	DEVICES CERAMIC DIP (JG)	CHIP CARRIER (FK)	MSOP SYMBOL	EVALUATION MODULES
0°C to	OM-1	THS4061CD	THS4061CDGN		WW.	TIABS	THS4061EVN
0°C to 70°C	2	THS4062CD	THS4062CDGN	<u> </u>	-100 ×	TIABM	THS4062EVN
-40°C to	1.71	THS4061ID	THS4061IDGN	TN -	NN <u>-100</u>	TIABT	C
85°C	2	THS4062ID	THS4062IDGN	-Wr	WW	TIABN	-NT
–55°C to 125°C	V.COM.T	N - N	W.100Y.CO	THS4061MJG	THS4061MFK	ON CON	ATTN-


<sup>†</sup> The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4061CDGNR).


### functional block diagram



材料 886-3-5753170 力 勝 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM.TW









SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

	22 \/
Supply voltage, V <sub>CC</sub> + to V <sub>CC</sub> -	
Input voltage, V <sub>I</sub>	
Output current, I <sub>O</sub>	150 mA
Differential input voltage, VIO	
Continuous total power dissipation See Dissipation F	Rating Table
Maximum junction temperature, Tj	150°C
Operating free-air temperature, T <sub>A</sub> : C-suffix	
I-suffix	0°C to 85°C
M-suffix	°C to 125°C
Storage temperature, T <sub>stg</sub> 65	°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds, D and DGN package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds, JG package	300°C
Case temperature for 60 seconds, FK package	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	740 mW	6 mW/°C	475 mW	385 mW	A THE
DGN <sup>‡</sup>	2.14 W	17.1 mW/°C	1.37 W	1.11 W	CONTRACTOR
JG	1057 mW	8.4 mW/°C	627 mW	546 mW	210 mW
FK	1375 mW	11 mW/°C	880 mW	715 mW	275 mW

<sup>‡</sup> The DGN package incorporates a PowerPAD on the underside of the device. This acts as a heatsink and must be connected to a thermal dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum specified junction temperature, which could permanently damage the device.

### recommended operating conditions

WW 100Y. CM.TW		MIN	NOM MAX	UNIT
	Dual supply	±4.5	±16	T
Supply voltage, V <sub>CC</sub> + and V <sub>CC</sub> -	Single supply	9	32	<b>v</b>
W.100 . COM.1	C-suffix	0	70	OM.
Operating free-air temperature, TA	I-suffix	-40	85	°C
WWW.LOOY.COM	M-suffix	-55	125	

WWW.100Y.CC	MLTW WWW.LU
WWW.100Y.C	勝特力材料 886-3-5753170
WWW.LOOY.	胜特力电子(上海) 86-21-54151736
WWW.Local	胜特力电子(深圳) 86-755-83298787
WW.100	Http://www. 100y. com. tw



SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted)

# dynamic performance

PARAMETER		TEST CONDITIONS <sup>†</sup>	OOY.COM	THS4061C/I, THS4062C/I	UNIT
		CONTRACTOR		MIN TYP MAX	
	DOLLAR WITE	$V_{CC} = \pm 5 V$	Gain = 1	180	MHz
	Dynamic performance small-signal bandwidth (–3 dB)	Dynamic performance small-signal $V_{CC} = \pm 15 V$		50	MHz
BW	bandwidth ( 5 db)	$V_{CC} = \pm 5 V$	Gain = -1	50	IVITZ
	Dondwidth for 0.1 dD flatness	$V_{CC} = \pm 15 V$	Coin 1	75	MHz
	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 5 V$	Gain = 1	20	IVITZ
SR	Slew rate	$V_{CC} = \pm 15 V$	Gain = -1	400	Mue
эк	Slew rate	$V_{CC} = \pm 5 V$	Gain = -1	350	V/μs
1.10 <sup>(</sup>		$V_{CC} = \pm 15 \text{ V},  5 \text{-V step } (0 \text{ V to } 5 \text{ V})$	Costa La Costa	40	
	Settling time to 0.1%	ling time to 0.1% $V_{CC} = \pm 5 \text{ V},  V_{O} = -2.5 \text{ V} \text{ to } 2.5 \text{ V},$ Gain = -1		40	ns
ts	Cattling time to 0.049/	$V_{CC} = \pm 15 \text{ V}, 5 \text{-V step } (0 \text{ V to 5 V})$	Gain = -1	140	
WV.	Settling time to 0.01%	$V_{CC} = \pm 5 V$ , $V_{O} = -2.5 V$ to 2.5 V,		150	ns

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

### noise/distortion performance

	PARAMETER	A A A	TEST CONDITIONS <sup>†</sup>	WW		S4061C		UNIT
	W.1001. COM.TW		NW.100 TOOM. T		MIN	TYP	MAX	I
THD	Total harmonic distortion	f = 1 MHz	W1001. ONLIW	N	.W.1	-72	Mon	dBc
Vn 🔨	Input voltage noise	f = 10 kHz,	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	N N		14.5		nV/√Hz
In	Input current noise	f = 10 kHz,	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	V W	WAL.	1.6		pA/√Hz
	COM 100 COM			V <sub>CC</sub> = ±15 V	WWW	0.02 %	X.CO	M.T
		Gain = 2,	NTSC, 40 IRE modulation	$V_{CC} = \pm 5 V$	WW	0.02 %	OY.C	OM.
	Differential all and any a			V <sub>CC</sub> = ±15 V	14	0.02°	00	CON
	Differential phase error	Gain = 2,	NTSC, 40 IRE modulation	$V_{CC} = \pm 5 V$		0.06°	1001	
	Channel-to-channel crosstalk (THS4062 only)	$V_{CC} = \pm 5 V c$	or ±15 V, f = 1 MHz	WT.MO	7	65	v.100	dB

	PARAMETER	TEST CONDITIONS	Y.COMITY		S4061C/ IS4062C		UNIT
		VICO WITT	OY.COMT	MIN	TYP	MAX	
	WWW.L		T <sub>A</sub> = 25°C	5	15	NN.	V/mV
	Onen lean asin	$V_{CC} = \pm 15 \text{ V},  V_O = \pm 10 \text{ V},  R_L = 1 \text{ k}\Omega$	$T_A = full range$	4		WIN	v/mv
	Open loop gain		T <sub>A</sub> = 25°C	2.5	8		NI-N
		$V_{CC} = \pm 5 \text{ V},  V_O = \pm 2.5 \text{ V},  R_L = 1 \text{ k}\Omega$	$T_A = full range$	2		N.	V/mV
	Input offset voltage	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T - Gull room	VT .	2.5	8	mV
Vos	Offset drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$T_A = $ full range	Nr.	15	~	μV/°C
I <sub>IB</sub>	Input bias current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range	DW.L	3	6	μA
los	Input offset current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T <sub>A</sub> = full range	M	75	250	nA
	Offset current drift	$T_A = full range$	INN	JO.	0.3		nA/°C

T Full range =  $0^{\circ}$ C to  $70^{\circ}$ C for C suffix and  $-40^{\circ}$ C to  $85^{\circ}$ C for I suffix

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

STRUMENTS

# WWW.100Y.COM.TW THS4061, THS4062 180-MHz HIGH-SPEED AMPLIFIERS

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted) (continued)

# input characteristics

M.TW	PARAMETER	MIT	EST CONDITIONS	COM.TW		IS4061C IS4062C	· ·	UNIT
T.M	N W 1001.	M.1 V	W.100	COM.1	MIN	TYP	MAX	
Viel		$V_{CC} = \pm 15 V$	W 10	I.Mor.	±13.8	±14.1		V
VICR	ICR Common-mode input voltage range	$V_{CC} = \pm 5 V$	WW	ODY.CO.	±3.8	±4.3		V
CMDD	Common mode rejection ratio	$V_{CC} = \pm 15 V,$	V <sub>ICR</sub> = ±12 V	T. full rongo	70	110		dB
CIVIRR	Common mode rejection ratio	$V_{CC} = \pm 5 V,$	V <sub>ICR</sub> = ±2.5 V	$T_A = $ full range	70	95		uБ
RI	Input resistance	WI.M.	N.	1100 x.	1.1	1		MΩ
Ci	Input capacitance	N.CO. TW	WW.	1007.00	T	2		pF
† Full rar	nge = $0^{\circ}$ C to $70^{\circ}$ C for C suffix and $-40^{\circ}$ C	C to 85°C for I suffix	WW V	W.In. Y.C.	JAL-	W		
output	characteristics							
001				AT 100 M	TH	1940610	/1	

	PARAMETER	TEST COM	NDITIONS <sup>†</sup>		IS4061C IS4062C	,	UNIT
.100	V CON-1	WW. CONLEW	WWW.Lo	MIN	ТҮР	MAX	
V.10	COMIT	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 250 Ω	±11.5	±12.5	N	V
Val		$V_{CC} = \pm 5 V$	R <sub>L</sub> = 150 Ω	±3.2	±3.5	N 1 T	V
Vo	Output voltage swing	$V_{CC} = \pm 15 V$		±13	±13.5	Ū.M	V
WV.	LOOM.	$V_{CC} = \pm 5 V$	$R_L = 1 k\Omega$	±3.5	±3.7	WT	V
1=15	Quitout quireant	$V_{CC} = \pm 15 V$	D. 20.0	80	115	III	
10	Output current	$V_{CC} = \pm 5 V$	$R_L = 20 \Omega$	50	75	V.L.	mA
ISC	Short-circuit current	$V_{CC} = \pm 15 V$	IN NW	s1 100	150	T.M.	mA
Ro	Output resistance	Open loop	NVI WA	11.	12		Ω

# power supply

PARAMETER		TEST CONDITIONS <sup>†</sup>		THS4061C/I, THS4062C/I			UNIT	
				MIN	TYP	MAX		
Vee		Dual supply	OM. I	±4.5	N.100	±16.5		
VCC	/CC Supply voltage operating range	Single supply	M.TW	9 33 V				
laa	Quiescent current (per amplifier)	$V_{CC} = \pm 15 V$	T <sub>A</sub> = full range	NN	7.8	10.5	mA	
ICC	Quescent current (per ampliner)	$V_{CC} = \pm 5 V$	rA = full range	W	7.3	10	CUA	
	Power supply rejection ratio	V <sub>CC</sub> = ±5 V or ±15 V	$T_A = 25^{\circ}C$	70	78	The		
PSRR	Power supply rejection ratio	VCC = T2 V 01 T12 V	T <sub>A</sub> = full range	68		dE		

WWW.100Y.COM.TW

DOX.COM.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW WWW.100Y.COM.1

WWW.100Y.COM.TW

100Y.COM.TW



SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

# electrical characteristics at T\_A = 25°C, V\_{CC} = ±15 V, R\_L = 150 $\Omega$ (unless otherwise noted)

WWW.100Y.COM.TW

# dynamic performance

PARAMETER	TEST CONDIT	IONSI		THS4061M		
	TEST CONDITIONS <sup>†</sup>			TYP MAX	UNIT	
Unity-gain bandwidth	Closed loop, $R_L = 1 k\Omega$	V <sub>CC</sub> = ±15 V	*140	180	MHz	
Dynamic performance small-signal	V <sub>CC</sub> = ±15 V	Cain 1	180		MHz	
	$V_{CC} = \pm 5 V$	Gain = 1	T.M.	180		
bandwidth (-3 dB)	V <sub>CC</sub> = ±15 V	Cain	T	50	мн	
	$V_{CC} = \pm 5 V$	Gain = -1	OM.	50	MHZ	
Bandwidth for 0.1 dB flatness	V <sub>CC</sub> = ±15 V		COM	75		
	$V_{CC} = \pm 5 V$	Gain = 1		20	MHz	
Slew rate	$V_{CC} = \pm 15 \text{ V}$ $R_L = 1 \text{ k}\Omega$	WWW	*400	500	V/µs	
Settling time to 0.1%	$V_{CC} = \pm 15 \text{ V}, 5 \text{-V step (0 V to 100)}$	o 5 V)	J.CO	40		
	$V_{CC} = \pm 5 \text{ V},  V_{O} = -2.5 \text{ V to}$	2.5 V, Gain = -1		40	ns	
	$V_{CC} = \pm 15 \text{ V},  5 -V step (0 V to$	o 5 V)	10Y.	140		
Settling time to 0.01%	$V_{CC} = \pm 5 V$ , $V_{O} = -2.5 V to$	2.5 V,	MY.	150	ns	
	Dynamic performance small-signal bandwidth (–3 dB) Bandwidth for 0.1 dB flatness Slew rate	VariationVariationDynamic performance small-signal bandwidth (-3 dB) $V_{CC} = \pm 15 V$ $V_{CC} = \pm 5 V$ $V_{CC} = \pm 15 V$ $V_{CC} = \pm 5 V$ Bandwidth for 0.1 dB flatness $V_{CC} = \pm 15 V$ $V_{CC} = \pm 5 V$ Bandwidth for 0.1 dB flatness $V_{CC} = \pm 15 V$ $V_{CC} = \pm 5 V$ Slew rate $V_{CC} = \pm 15 V$ $V_{CC} = \pm 15 V$ , $S-V$ step (0 V tr $V_{CC} = \pm 5 V$ , $V_{O} = -2.5 V$ to $V_{CC} = \pm 5 V$ , $V_{O} = -2.5 V$ to 	V <sub>CC</sub> = ±15 VGain = 1Dynamic performance small-signal bandwidth (-3 dB) $V_{CC} = \pm 5 V$ Gain = 1 $V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V$ Gain = -1 $V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V$ Gain = -1Bandwidth for 0.1 dB flatness $V_{CC} = \pm 5 V$ Gain = 1Slew rate $V_{CC} = \pm 5 V$ $V_{CC} = \pm 5 V$ Settling time to 0.1% $V_{CC} = \pm 15 V$ , $5-V$ step (0 V to 5 V) $V_{CC} = \pm 5 V$ , $V_O = -2.5 V$ to $2.5 V$ ,Gain = -1Settling time to 0.01% $V_{CC} = \pm 15 V$ , $5-V$ step (0 V to 5 V) $V_{CC} = \pm 5 V$ , $V_O = -2.5 V$ to $2.5 V$ ,Gain = -1	$\begin{array}{c c} V_{CC} = \pm 15 \ V & Gain = 1 \\ \hline V_{CC} = \pm 5 \ V & Gain = 1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = 1 \\ \hline V_{CC} = \pm 5 \ V & Gain = 1 \\ \hline V_{CC} = \pm 5 \ V & Gain = 1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & V_{CC} = \pm 5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & V_{CC} = \pm 5 \ V & V_{CC} = \pm 5 \ V & O_{C} = -2.5 \ V \ to 2.5 \ V & Gain = -1 \\ \hline V_{CC} = \pm 5 \ V & V_{CC} = \pm 5 \ V & V_{CC} = \pm 5 \ V & O_{CC} = -2.5 \ V \ to 2.5 \ V & Gain = -1 \\ \hline \end{array}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	

### noise/distortion performance

V In	DADAMETED	NN		N.M.	Tł	IS4061M	UNIT
	PARAMETER		TEST CONDITIONS <sup>†</sup>			TYP MAX	UNIT
THD	Total harmonic distortion	f = 1 MHz	W.100 L COM. L		NW.Y	-72	dBc
Vn 🔨	Input voltage noise	f = 10 kHz,	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	14 14	-TN.	14.5	nV/√Hz
I <sub>n</sub>	Input current noise	f = 10 kHz,	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	144	1.6	pA/√Hz	
	Differential gain error	Gain = 2,	NTSC, 40 IRE Modulation	V <sub>CC</sub> = ±15 V	NWN	0.02	%
	Differential gain error	Gain = 2,	NTSC, 40 IKE Modulation	$V_{CC} = \pm 5 V$	TIN	0.02	70
	Differential phase error	Coin 2	NTSC, 40 IRE Modulation	V <sub>CC</sub> = ±15 V		0.02°	M.
	Differential phase error	Gain = 2,	NTSC, 40 IRE Modulation	$V_{CC} = \pm 5 V$		0.06°	-

	PARAMETER	TEST	ONDITIONS	CONP.	TH	IS4061N	N -	UNIT
	PARAMETER	TEST CONDITIONS <sup>†</sup>			MIN	TYP	MAX	UNIT
	Open lean rain	$V_{CC} = \pm 15 \text{ V},  V_{O} = \pm 10 \text{ V}$	$R_{L} = 1 k\Omega$	Te - full ronge	5	9	1	V/mV
	Open loop gain	$V_{CC} = \pm 5 V$ , $V_{O} = \pm 2.5 V$	/, $R_L = 1 k\Omega$	$T_A = $ full range	2.5	6	NN.	
		$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$R_L = 1 k\Omega$	T <sub>A</sub> = 25°C	«1	2.5	8	mV
VIO	Input offset voltage	VCC = ±3 V 01 ± 13 V	KL = 1 K22	$T_A = $ full range		N.	9	mV
	Offset drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$R_L = 1 k\Omega$	$T_A = $ full range	N	15	NN.	μV/°C
В	Input bias current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$R_L = 1 k\Omega$	$T_A = full range$	W	3	6	μA
0	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$R_L = 1 k\Omega$	$T_A = $ full range		75	250	nA
	Offset current drift	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$R_L = 1 k\Omega$	$T_A = $ full range	1.1.1	0.3		nA/°C

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

00Y.COM!



# WWW.100Y.COM.TW THS4061, THS4062 180-MHz HIGH-SPEED AMPLIFIERS

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

#### electrical characteristics at T\_A = full range, V\_{CC} = $\pm$ 15 V, R<sub>L</sub> = 1 k $\Omega$ (unless otherwise noted) 100Y.COM.TW WWW.100Y.C W.100Y.COM.TW (continued)

LCOM.TW

### input characteristics

VICR Common-mode input voltage range	TEST CONDITIONS <sup>†</sup> V <sub>CC</sub> = ±15 V           V <sub>CC</sub> = ±5 V	MIN ±13.8	<b>TYP MA</b> ±14.1	X UNIT
VICR Common-mode input voltage range		±13.8	±14.1	
	$V_{CC} = \pm 5 V$			<b>–</b> v
	00	±3.8	±3.8 ±4.3	- v
CMRR Common mode rejection ratio	$V_{CC} = \pm 15 \text{ V}, \qquad V_{ICR} = \pm 12 \text{ V}$	70	86	dB
CMRR Common mode rejection ratio	$V_{CC} = \pm 5 \text{ V}, \qquad V_{ICR} = \pm 2.5 \text{ V}$	80	90	
RI Input resistance	M.TW WILLIN 1001	M.T.	1	MΩ
Ci Input capacitance	CONTRACTOR WWW. 100X.C.	TIM	2	pF
Full range = $-55^{\circ}$ C to 125°C for M suffix	COM. W MMM.	U.	W.	

# output characteristics

00 .	PARAMETER	W.W COM. TEST OF	TEST CONDITIONS <sup>†</sup>			THS4061M			
	FARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNI		
	N WT. NO.	$V_{CC} = \pm 15 V$	R <sub>L</sub> = 250 Ω	±12	±13.1	N	V		
	Output valtage ewing	$V_{CC} = \pm 5 V$		±3.5	N	v			
Vo	Output voltage swing	$V_{CC} = \pm 15 V$	D: 1kO	±13	±13.5	N/	v		
		$V_{CC} = \pm 5 V$	$R_L = 1 k\Omega$	±3.5	±3.7		v		
N	Output ourset	$V_{CC} = \pm 15 V$	Pt 20.0	70	115	MT.			
10	Output current	$V_{CC} = \pm 5 V$	$R_L = 20 \Omega$	50	75	WT.	mA		
ISC	Short-circuit current	V <sub>CC</sub> = ±15 V	T <sub>A</sub> = 25°C	1.100	150	V1.	mA		
Ro	Output resistance	Open loop		v.100	12	M.L	Ω		

# power supply

	PARAMETER	TEST CONDI	TIONST	Tŀ	UNIT		
		TEST CONDI	TIONST	MIN TYP MAX			
	Supply voltage operating range	Dual supply	M.I.	±4.5	100,	±16.5	v
/cc	Supply voltage operating range	Single supply	WIN	9	x1 100	33	
	WWW.P COMP.	$V_{CC} = \pm 15 V$	T. 0500	NW	7.8	9	mA
MILLION COM.	COMPT COMPT	$V_{CC} = \pm 5 V$	$T_A = 25^{\circ}C$	NIC.	7.3	8.5	
CC	Quiescent current	$V_{CC} = \pm 15 V$	T. fullmann		WIN.	11	
		$V_{CC} = \pm 5 V$	T <sub>A</sub> = full range	N		10.5	
000	Power States and Comments	Vcc = +5 V or +15 V	T <sub>A</sub> = 25°C	76	80	100	
PSRR	Power supply rejection ratio		T <sub>A</sub> = full range	74	78	N. 1	dB

<sup>†</sup> Full range = –55°C to 125°C for M suffix WWW.100Y.COM.TW

OVW.100X.COM.TW WWW.100Y.COM.TW V.COM.TW WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

oy.COM.TW

00Y.COM.TW

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

IIB	Input bias current	vs Free-air temperature	
VIO	Input offset voltage	vs Free-air temperature	4
10	Open-loop gain	vs Frequency	5
WT.	Phase	vs Frequency	5
WT .	Differential gain	vs Number of loads	6,
Mr.	Differential phase	vs Number of loads	7,
M.I.	Closed-loop gain	vs Frequency	10,
T.Mo	Output Amplitude	vs Frequency	12,
CMRR	Common-mode rejection ratio	vs Frequency	14
DODD	Destal and the state of CO	vs Frequency	1:
PSRR	Power-supply rejection ratio	vs Free-air temperature	16
V <sub>O(PP)</sub>	Output voltage swing	vs Supply voltage	17
ICC	Supply current	vs Free-air temperature	18
E <sub>nv</sub>	Noise spectral density	vs Frequency	19
THD	Total harmonic distortion	vs Frequency	20,

WWW.100Y

WWW.100Y.COM.7

### **TYPICAL CHARACTERISTICS**

WWW.100Y.COM.TW

OX.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




WWW.100Y.COM.TW

100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TYPICAL CHARACTERISTICS** 

SLOS234D – DECEMBER 1998 – REVISED FEBRUARY 2000

#### **DIFFERENTIAL GAIN DIFFERENTIAL PHASE** VS VS NUMBER OF LOADS NUMBER OF LOADS 0.14% 0.7 Gain = 2 Gain = 2 **RF = 680** Ω **RF = 680** Ω 0.12% 0.6 40 IRE - NTSC 40 IRE - NTSC Worst Case ±100 IRE Ramp Worst Case ±100 IRE Ramp 0.1% 0.5° **Differential Phase** Gain $V_{CC} = \pm 5$ 0.08% **0.4**° Phase $V_{CC} = \pm 15$ Differential Gain Vcc = ±15 Phase 0.06% 0.3° Vcc = ±5 Gain 0.04% 0.2° 0.02% 0.1° 0% **0**° 2 3 2 3 1 4 Number of 150 $\Omega$ Loads Number of 150 $\Omega$ Loads Figure 6 Figure 7 **DIFFERENTIAL GAIN DIFFERENTIAL PHASE** vs VS NUMBER OF LOADS NUMBER OF LOADS 0.2% 1 Gain = 2 Gain = 2 0.18% 0.9° R<sub>F</sub> = 680 Ω **R**<sub>F</sub> = 680 Ω 40 IRE - PAL 40 IRE - PAL 0.16% 0.8° Worst Case ±100 IRE Ramp Worst Case ±100 IRE Ramp 0.14% 0.7° **Differential Phase** $V_{CC} = \pm 15$ **Differential Gain** Gain 0.12% 0.6° 0.1% 0.5° V<sub>CC</sub> = ±5 Gain 0.08% 0.4° V<sub>CC</sub> = ±5 Phase 0.06% 0.3° $V_{CC} = \pm 15$ Phase 0.04% 0.2° 0.02% 0.1° 0% └ 1 **0**° 2 3 2 3 1 4 Number of 150 $\Omega$ Loads Number of 150 $\Omega$ Loads Figure 8 Figure 9 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


TYPICAL CHARACTERISTICS

STRUMENTS

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw








SLOS234D – DECEMBER 1998 – REVISED FEBRUARY 2000

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### TYPICAL CHARACTERISTICS






SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **TYPICAL CHARACTERISTICS**






SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **APPLICATION INFORMATION**

### theory of operation

The THS406x is a high speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_{TS}$  of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 22.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



LOOY.COM

WWW.100Y.COM

SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **APPLICATION INFORMATION**

### offset nulling

The THS4061 has very low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided. By placing a potentiometer between terminals 1 and 8 and tying the wiper to the negative supply, the input offset can be adjusted. This is shown in Figure 23.




Figure 23. Offset Nulling Schematic

### optimizing unity gain response

Internal frequency compensation of the THS406x was selected to provide very wideband performance yet still maintain stability when operated in a noninverting unity gain configuration. When amplifiers are compensated in this manner there is usually peaking in the closed loop response and some ringing in the step response for very fast input edges, depending upon the application. This is because a minimum phase margin is maintained for the G=+1 configuration. For optimum settling time and minimum ringing, a feedback resistor of 270  $\Omega$  should be used as shown in Figure 24. Additional capacitance can also be used in parallel with the feedback resistance if even finer optimization is required.




Figure 24. Noninverting, Unity Gain Schematic



SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **APPLICATION INFORMATION**

### driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS406x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 25. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 25. Driving a Capacitive Load

### circuit layout considerations

In order to achieve the levels of high frequency performance of the THS406x, it is essential that proper printed-circuit board high frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS406x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distances increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray
  series inductance has been minimized. To realize this, the circuit layout should be made as compact as
  possible thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting
  input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray
  capacitance at the input of the amplifier.



SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **APPLICATION INFORMATION**

### circuit layout considerations (continued)

 Surface-mount passive components – Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

### evaluation board

An evaluation board is available for the THS4061 (literature number SLOP226) and THS4062 (literature number SLOP235). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 26. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. To order the evaluation board contact your local TI sales office or distributor. For more detailed information, refer to the *THS4061 EVM User's Manual* (literature number SLOU038) or the *THS4062 EVM User's Manual* (literature number SLOU038).




Figure 26. THS4061 Evaluation Board Schematic




SLOS234D – DECEMBER 1998 – REVISED FEBRUARY 2000

### **MECHANICAL INFORMATION**

### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

### **14 PIN SHOWN**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **MECHANICAL INFORMATION**

DGN (S-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PowerPAD is a trademark of Texas Instruments Incorporated.


SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

### **MECHANICAL INFORMATION**

# FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

### **28 TERMINAL SHOWN**



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




SLOS234D - DECEMBER 1998 - REVISED FEBRUARY 2000

MECHANICAL INFORMATION

**CERAMIC DUAL-IN-LINE PACKAGE** 

JG (R-GDIP-T8)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 2000, Texas Instruments Incorporated