

CMOS 8-Channel Data Selector

High-Voltage Types (20-Volt Rating)


■ CD4512B is an 8-channel data selector featuring a three-state output that can interface directly with, and drive, data lines of bus-oriented systems.

The CD4512B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Features:

- # 3-state output
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C



Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

- Digital multiplexing
- Number-sequence generation
- Signal gating


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


M.100 .	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range)	301	18	v



CD4512B Types




TERMINAL ASSIGNMENT



TRUTH TABLE SEL. CONT. 3-STATE SEL NH В С DISABLE OUTPUT Α 0 0 0 0 0 D0 0 0 0 0 D1 1 0 0 1 0 0 D2 1 1 0 0 0 D3 0 0 1 0 0 **D4** 0 1 0 0 **D**5 1 0 1 1 0 0 **D6** 1 1 0 0 D7 х х X 1 0 0 x Х X X 1 High Z 1 = High Level 0 = Low Level

X = Don't Care



CD4512B Types

WWW.1001.COM.1		胜胜
WWW.100Y.CONLTW WWW	V100X.COLUMITW	
MAXIMUM RATINGS, Absolute-Maximum Values:		
DC SUPPLY-VOLTAGE RANGE, (VDD)		
Voltages referenced to V _{SS} Terminal) INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to +20	1
INPUT VOLTAGE RANGE, ALL INPUTS		1
DC INPUT CURRENT, ANY ONE INPUT	±10m/	A
POWER DISSIPATION PER PACKAGE (PD):	1002	
For T _A = -55°C to +100°C		1
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR	. Derate Linearity at 12mW/ ^O C to 200mW	V
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Typ	oes)	, I
OPERATING-TEMPERATURE RANGE (TA)		S
STORAGE TEMPERATURE RANGE (Tstg) LEAD TEMPERATURE (DURING SOLDERING):		2
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max .	+265°0	2









Fig. 3 - Typical output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							U N I T
Quiescent	Vo	VIN	VOD	Inal	1 CO		N	+25			s
	- (V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	
		0,5	5	5	5	150	150	-	0.04	5	00
Device		0,10	10	10	10	300	300	-	0.04	10	μA
Current,	-	0,15	15	20	20	600	600		0.04	20	
	_	0,20	20	100	100	3000	3000		0.08	100	N.1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	17	
(Sink) Current	0.5	0,10	10	1.6	1.5	< G.1	0.9	1.3	2.6	0ŦV	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-51	N
Output High	4.6	0,5	5	-0.64	0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current, ¹ OH ^{Min.}	9.5	0,10	10	. –1.6	-1.5	-1.1	-0.9	-1.3	-2.6		N
OH WITT	13.5	0,15	15	-4.2	-4	-2.8	-2,4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5		0.	05	1.	0	0.05	1	
Low-Level,	_	0,10	10		0.	05		0	0.05		
V _{OL} Max.		0,15	15		0.	$\overline{\Delta_{\Sigma_{1}}}$	0	0.05	v		
Output	_	0,5	5		4.	4.95	5	<u>.</u>			
Voltage:	_	0,10	10	9.95					10	-	
High-Level, V _{OH} Min.	_	0,15	15		14	14.95	1.	- 5			
	0.5,4.5		5					1.5			
Input Low Voltage	1,9	_	10	3					102.	3	
V _{IL} M̃ax.	1.5,13.5	_	15	4				10 - 1	-02	4	V
Input High	0.5,4.5	_	5					3.5		12	
Voltage,	1,9		10			7		-	N		
VIH Min.	1.5,13.5	_	15		- Vielander van de la companya de la Companya de la companya	11	11		·\$-		
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	‡1	* 11		±10 ⁻⁵	±0.1	μA
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 ⁻⁴	±0.4	μΑ







3

CD4512B Types


Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r,t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
WWW.100Y.COM.T	V _{DD} (V)	Тур.	Max.	CITI	
Propagation Delay Time, tpHL, tpLH Inhibit to Output	5 10 15	140 70 50	280 140 100 400 170 120 360 150 110	OM.T	
"A" Select to Output	5 10 15	200 85 60 180 75 55		ns	
Data to Output	5 10 15				
3-State Disable Delay Time: ^t PZL, ^t PLZ, ^t PHZ, ^t PZH	5 10 15	60 30 20	120 60 40	ns	
Transition Time, t _{THL} , t _{TLH}	5 10 15	100 50 40	200 100 80	ns	
Input Capacitance, C _{IN} (Any Input)	OOY.COM.TW	5	7.5	pF	







Fig. 8 – Typical propagation delay time as a function of load capacitance ("A" select to output).







Fig. 9 - Dynamic power dissipation test circuit.

Fig. 10 - Quiescent device current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³
CD4512BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4512BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4512BF	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD4512BF3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD4512BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4512BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4512BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BMTE4	ACTIVE	SOIC	TND	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
CD4512BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM



18-Jul-2006

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

PINS ** 14 16 18 20 DIM 0.300 0.300 0.300 0.300 Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.300 0.310 С MAX (7, 62)(7, 62)(7, 87)(7, 62)0.245 0.245 0.220 0.245 C MIN 0.065 (1,65) (6, 22)(6, 22)(5, 59)(6, 22)0.045 (1,14) 0.060 (1,52) ◀— 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

W.100Y.COM. **MECHANICAL DATA**

N (R-PDIP-T**) 16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




- Α.
- All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width. /b\ WWW.100Y.COM.TW WWW.100Y.





D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.






MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

WW.100Y.COM

NS (R-PDSO-G**) **14-PINS SHOWN**

WWW.100Y.C



NOTES: All linear dimensions are in millimeters. Α.

- Β. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15. WWW.100Y.C




勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**) **14 PINS SHOWN**

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- Β. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

