

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www	100v com tw

# CD4541B

Data sheet acquired from Harris Semiconductor SCHS085

# CMOS Programmable Timer High Voltage Types (20V Rating)

# Features

- Low Symmetrical Output Resistance, Typically 100  $\Omega$  at V\_DD = 15V
- Built-In Low-Power RC Oscillator
- Oscillator Frequency Range ..... DC to 100kHz
- External Clock (Applied to Pin 3) can be Used Instead of Oscillator
- Operates as 2<sup>N</sup> Frequency Divider or as a Single-Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- AUTO or MASTER RESET Disables Oscillator During Reset to Reduce Power Dissipation
- Operates With Very Slow Clock Rise and Fall Times
- Capable of Driving Six Low Power TTL Loads, Three Low-Power Schottky Loads, or Six HTL Loads Over the Rated Temperature Range
- Symmetrical Output Characteristics
- 100% Tested for Quiescent Current at 20V
- 5V, 10V, and 15V Parametric Ratings

Ordering Information

• Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### PKG. TEMP. PART NUMBER RANGE (°C) PACKAGE NO. CD4541BF 14 Ld CERDIP F14.3 -55 to 125 CD4541BE 14 Ld PDIP -55 to 125 E14.3 CD4541BH -55 to 125 Chip -CD4541BM -55 to 125 14 Ld SOIC M14.15

# Description

CD4541B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors and a capacitor), an automatic power-on reset circuit, and output control logic. The counter increments on positive-edge clock transitions and can also be reset via the MASTER RESET input.

The output from this timer is the Q or  $\overline{Q}$  output from the 8th, 10th, 13th, or 16th counter stage. The desired stage is chosen using time-select inputs A and B (see Frequency Select Table). The output is available in either of two modes selectable via the MODE input, pin 10 (see Truth Table). When this MODE input is a logic "1", the output will be a continuous square wave having a frequency equal to the oscillator frequency divided by  $2^{N}$ . With the MODE input set to logic "0" and after a MASTER RESET is initiated, the output (assuming Q output has been selected) changes from a low to a high state after  $2^{N-1}$  counts and remains in that state until another MASTER RESET pulse is applied or the MODE input is set to a logic "1".


Timing is initialized by setting the AUTO RESET input (pin 5) to logic "0" and turning power on. If pin 5 is set to logic "1", the AUTO RESET circuit is disabled and counting will not start until after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET consumes an appreciable amount of power and should not be used if low-power operation is desired. For reliable automatic power-on reset, V<sub>DD</sub> should be greater than 5V.

The RC oscillator, shown in Figure 2, oscillates with a frequency determined by the RC network and is calculated using:


$$f = \frac{1}{2.3 R_{TC}C_{TC}} \qquad \begin{array}{c} \text{Where} \\ \text{and } 100 \\ \text{and } P \end{array}$$

Where f is between 1kHz and 100kHz and  $R_S \ge 10k\Omega$  and  $\approx 2R_{TC}$ 

# Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1998



COM.TW WWW.100Y.COM	CD4541B	胜特力电子(上海) 86-21-54 胜特力电子(深圳) 86-755-8
Absolute Maximum Ratings	Thermal Information	Http://www.100y.com
DC Supply - Voltage Range, $V_{DD}$ Voltages Referenced to $V_{SS}$ Terminal	VDD +0.5V CERDIP Package   ±10mA SOIC Package   Maximum Junction Temperature Maximum Storage Temperature   100mW Maximum Lead Temperature   At Distance 1/16in ± 1/32in from case for 10s Maximum   C to 125°C (SOIC - Lead Tips Only)	90   N/A     90   36     120   N/A     ure (Plastic Package)   150%     re Range (T <sub>STG</sub> )   -65% to 150%     (Soldering 10s)   100%

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **Electrical Specifications**

	CC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						VTI
	COM.	III		MMM.	D.Yoo	OW	N	25			T
PARAMETER	V <sub>o</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	85	125	MIN	ТҮР	МАХ	UNITS
Quiescent Device Current, (Note 2) I <sub>DD</sub> (Max)	oy.com	0, 5	5	5	5	150	150	- 1	0.04	5	μA
	NOY.CC	0, 10	10	10	10	300	300	-	0.04	10	μA
	100-Y.C	0, 15	15	20	20	600	600	-	0.04	20	μA
	1001.	0, 20	20	100	100	3000	3000	N <u>-</u>	0.08	100	μA
Output Low (Sink)	0.4	0, 5	5	1.9	1.85	1.26	1.08	1.55	3.1	WW	μA
Current I <sub>OL</sub> (Min)	0.5	0, 10	10	5	4.8	3.3	2.8	4	8	WW	μA
W	1.5	0, 15	15	12.6	12	8.4	7.2	10	20		μA
Output High (Source) Current, I <sub>OH</sub> (Min)	4.6	0, 5	5.	-1.9	-1.85	-1.26	-1.08	-1.55	-3.1	W	mA
	2.5	0, 5	5	-6.2	-6	-4.1	-3	-5	-10	-	mA
	9.5	0, 10	10	-5	-4.8	-3.3	-2.8	-4	-8		mA
	13.5	0, 15	15	-12.6	-12	-8.4	-7.2	-10	-20	-	mA
Output Voltage:		0, 5	5	M. I	Ţ	0.05	4.100	Y.CON	0	0.05	mA
Low-Level, V <sub>OL</sub> (Max)		0, 10	10	OW.	N	0.05	1. IN	07. <sup>CO</sup>	0	0.05	mA
	-	0, 15	15	COM.	W	0.05	MM.T	00¥.C	0	0.05	mA
Output Voltage:	-	0, 5	5	COM.	WT	4.95	MMM.	4.95	5	-	mA
High-Level, V <sub>OH</sub> (Min)	-	0, 10	10	V.COM	WIL	9.95		9.95	10	-	mA
	-	0, 15	15	N.CO		14.95		14.95	15	-	mA
Input Low Voltage,	0.5, 4.5	-W	5	-		1.5		-	-	1.5	V
V <sub>IL</sub> (Max)	1, 9	-	10	-		3		-	-	3	V
	1.5, 13.5	-	15	-		4		-	-	4	V

#### CD4541B

# 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Electrica	Specifications	(Continued)
-----------	----------------	-------------

PARAMETER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
			001.0	OM.T			N.10	25			1
	(V)	V <sub>O</sub> V <sub>IN</sub> V <sub>DD</sub> (V) (V) (V) -	-55	-40	85	125	MIN	ТҮР	МАХ		
Input High Voltage, V <sub>IH</sub> (Min)	0.5, 4.5	NN T	5	COM		3.5	WWW	3.5	со <sub>й.,</sub>	<u>N</u>	V
	1, 9		10	V.CON	1.1	7	WWW	7	COM	W	V
	1.5, 13.5		15	N.CC	W.T.	11	WW	11	N.CON	WT.	V
Input Current, I <sub>IN</sub> (Max)	-	0, 18	18	±0.1	±0.1	.⊲_ ±1	±1	Win.	±10 <sup>-5</sup>	±0.1	μA

#### NOTE:

WW.100Y.COM.TW

COM.TW

WW.100Y.COM.T

#### **Dynamic Electrical Specifications** $T_A = 25^{\circ}C$ , Input $t_r$ , $t_f = 20ns$ , $C_L = 50pF$ , $R_L = 200k\Omega$

PARAMETER	SYMBOL	V <sub>DD</sub> (V)	MIN	ТҮР	MAX	UNITS
Propagation Delay Times Clock to Q	(2 <sup>8</sup> ) t <sub>PHL</sub> , t <sub>PLH</sub>	5	DOX.COM	3.5	10.5	μs
	OM.TW	10	1001.00	1.25	3.8	μs
	WI.MOO.	15	1001.00	0.9	2.9	μs
	(2 <sup>16</sup> ) t <sub>PHL</sub> , t <sub>PLH</sub>	5	N.1001.	6.0	18	μs
	CON.TW	10	W.1001.	3.5	10	μs
	OP. COM.TW	15	WW.1002	2.5	7.5	μs
Transition Time	t <sub>THL</sub>	5	WW.100 .	100	200	ns
	1001. COM.3	10	WWW.100	50	100	ns
	W.100 L. COM	15	WWW.I	40	80	ns
	t <sub>THL</sub> CO	5	WWW.	180	360	ns
	WW.100Y.CO	10	WWW	90	180	ns
	VWW.100Y.CO	15	MM	65	130	ns
MASTER RESET, CLOCK	WWW.LOOY.C	5	900	300	M.FW	ns
Pulse Width	WWW.LOOY	10	300	100	M.TW	ns
	WWW.100	15	225	85	<u> </u>	ns
Maximum Clock Pulse Input	fCL	5	N <u>-</u> 1	1.5	-	MHz
Frequency	WWWW.I	10	Levi -	4	-	MHz
	WW	15	-	6	-	MHz
Maximum Clock Pulse Input Rise or Fall time	t <sub>r</sub> , t <sub>f</sub>	5, 10, 15		Unlimited		μs

#### **Digital Timer Application**

A positive pulse on MASTER RESET resets the counters and latch. The output goes high and remains high until the number of pulses, selected by A and B, are counted. This circuit is retriggerable and is as accurate as the input frequency. If additional accuracy is desired, an external clock can be used on pin 3. A setup time equal to the width of the one-shot output is required immediately following initial power up, during which time the output will be high.





FIGURE 3. DIGITAL TIMER APPLICATION CIRCUIT




NOTE: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

FIGURE 4. DIMENSIONS AND PAD LAYOUT FOR CD4541B

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW.100Y.COM.TW

#### Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

WW.100Y.COM.T

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -1.14mm).

	INC	IES	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	$M_{\overline{2}}$	0.210	Ma	5.33	4
A1	0.015	100	0.39	NPT -	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	N -
D	0.735	0.775	18.66	19.68	5
D1	0.005	NW.	0.13	CG <sub>M</sub> .	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	VT.L
eA	0.300	BSC	7.62 BSC		6
eB		0.430	WWW.	10.92	0 7
L	0.115	0.150	2.93	3.81	4
N	1	4	1	4 100 .	9


E14.3 (JEDEC MS-001-AA ISSUE D)

14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

Rev. 0 12/93

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# Ceramic Dual-In-Line Frit Seal Packages (CERDIP)




- NOTES:
- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F14.3 MIL-STD-1835 GDIP1-T14 (D-1, CONFIGURATION A)
14 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	INC	HES	MILLI	METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А		0.200	COM	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
с	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	- 1	0.785	1001	19.94	5
O'E	0.220	0.310	5.59	7.87	5
е	0.100 BSC		2.54		
eA	0.300 BSC		7.62	1.1.	
eA/2	0.150	BSC N	3.8	V.T.V	
V.COP	0.125	0.200 <	3.18	5.08	17
Q	0.015	0.060	0.38	1.52	6
S1	0.005		0.13	100	07
α	90 <sup>0</sup>	105 <sup>0</sup>	90 <sup>0</sup>	105 <sup>0</sup>	AD.
aaa	715	0.015	11	0.38	····
bbb	COW	0.030	-11	0.76	N.C.O
CCC	COM.	0.010	-	0.25	V.CL
M	TON	0.0015	-	0.038	2, 3
NAO	1	4		14	8
WW.10	07.00 1007.00	M.TW OM.TW	N	WWW WWW	Rev. 0 4/9

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
N A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	· ·
D	0.3367	0.3444	8.55	8.75	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	-W-	
H-M	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
LT	0.016	0.050	0.40	1.27	6
N	1	4	1	7	
α	0 <sup>0</sup>	8 <sup>0</sup>	00	8 <sup>0</sup>	IN.

Rev. 0 12/93

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW